共 50 条
- [22] ORDERING OF COMBINATIONAL-CIRCUITS FOR THE ANALYSIS OF TESTS [J]. AUTOMATION AND REMOTE CONTROL, 1979, 40 (10) : 1552 - 1555
- [24] BOUNDING SIGNAL PROBABILITIES IN COMBINATIONAL-CIRCUITS [J]. IEEE TRANSACTIONS ON COMPUTERS, 1987, 36 (10) : 1247 - 1251
- [25] DESIGN OF PARITY TESTABLE COMBINATIONAL-CIRCUITS [J]. IEEE TRANSACTIONS ON COMPUTERS, 1989, 38 (11) : 1580 - 1584
- [27] SYNTHESIS OF COMBINATIONAL-CIRCUITS BY METHODS OF LINEARIZATION [J]. AVTOMATIKA I VYCHISLITELNAYA TEKHNIKA, 1986, (04): : 77 - 86
- [28] ON THE ACCELERATION OF FAULT SIMULATION IN COMBINATIONAL-CIRCUITS [J]. AEU-ARCHIV FUR ELEKTRONIK UND UBERTRAGUNGSTECHNIK-INTERNATIONAL JOURNAL OF ELECTRONICS AND COMMUNICATIONS, 1986, 40 (06): : 355 - 362
- [30] ON POLYNOMIAL-TIME TESTABLE COMBINATIONAL-CIRCUITS [J]. IEEE TRANSACTIONS ON COMPUTERS, 1994, 43 (11) : 1298 - 1308