CIRCUITS FOR PSEUDOEXHAUSTIVE TEST PATTERN GENERATION

被引：19
|
作者：
WANG, LT
MCCLUSKEY, EJ
机构：
[1] Stanford Univ, CA, USA
来源：
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS | 1988年 / 7卷 / 10期
关键词：
Manu5cript received October 13; 1986; revised August 21. 1987. This work was supported in part by the National Science Foundation under Grant MCS-8200129 and in part by the AIDA Corporation under the Honors Co-operative Program (HCP) with Stanford University. The review of this paper was arranged by Associate Editor T. Williams;
D O I：
10.1109/43.7806
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
40
引用
收藏
页码：1068 / 1080
页数：13
相关论文
共 50 条
  • [41] APPLYING QUANTUM SEARCH TO AUTOMATED TEST PATTERN GENERATION FOR VLSI CIRCUITS
    Singh, Amardeep
    Singh, Sarbjeet
    [J]. INTERNATIONAL JOURNAL OF QUANTUM INFORMATION, 2003, 1 (01) : 79 - 91
  • [42] ON THE MODELING OF DIGITAL CIRCUITS FOR THE TEST PATTERN GENERATION FOR DEVICE INPUT FAULTS
    DOKOUZYANNIS, SP
    [J]. MICROELECTRONICS AND RELIABILITY, 1994, 34 (12): : 1923 - 1929
  • [43] Distributed test pattern generation for stuck-at faults in sequential circuits
    Daimler-Benz Aerospace, Munich, Germany
    [J]. J Electron Test Theory Appl JETTA, 3 (227-245):
  • [44] Applying quantum search to Automated Test Pattern Generation for VLSI circuits
    Singh, S
    Singh, A
    [J]. PARALLEL AND DISTRIBUTED COMPUTING, APPLICATIONS AND TECHNOLOGIES, PDCAT'2003, PROCEEDINGS, 2003, : 648 - 651
  • [45] Dynamic fault collapsing and diagnostic test pattern generation for sequential circuits
    Boppana, V
    Fuchs, WK
    [J]. 1998 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN: DIGEST OF TECHNICAL PAPERS, 1998, : 147 - 154
  • [46] Distributed test pattern generation for stuck-at faults in sequential circuits
    Krauss, PA
    Ganz, A
    Antreich, KJ
    [J]. JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 1997, 11 (03): : 227 - 245
  • [47] Test Pattern Generation of VLSI Circuits Using Hopfield Neural Networks
    Pan Zhongliang
    Chen Ling
    Zhang Guangzhao
    [J]. APPLIED MECHANICS AND MECHANICAL ENGINEERING, PTS 1-3, 2010, 29-32 : 1034 - +
  • [48] A low power test pattern generation for built-in self-test based circuits
    Ye, Bo
    Li, Tianwang
    Zhao, Qian
    Zhou, Duo
    Wang, Xiaohua
    Luo, Min
    [J]. INTERNATIONAL JOURNAL OF ELECTRONICS, 2011, 98 (03) : 301 - 309
  • [49] Automatic Test Pattern Generation for timing verification and delay testing of RSFQ circuits
    Wang, Fangzhou
    Gupta, Sandeep
    [J]. 2019 IEEE 37TH VLSI TEST SYMPOSIUM (VTS), 2019,
  • [50] Fourier Analysis-based Automatic Test Pattern Generation for Combinational Circuits
    Ayav, Tolga
    [J]. 2015 23RD SIGNAL PROCESSING AND COMMUNICATIONS APPLICATIONS CONFERENCE (SIU), 2015, : 128 - 131
12345