ENDURANCE OF EEPROMS WITH ON-CHIP ERROR CORRECTION

被引:3
|
作者
HAIFLEY, T
机构
关键词
D O I
10.1109/TR.1987.5222346
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
引用
收藏
页码:222 / 223
页数:2
相关论文
共 50 条
  • [1] CALCULATE THE MTBF OF EEPROMS WITH ON-CHIP ERROR CORRECTION
    SWEETMAN, D
    [J]. ELECTRONIC DESIGN, 1988, 36 (03) : 95 - 96
  • [2] A STATIC RAM CHIP WITH ON-CHIP ERROR CORRECTION
    CHIUEH, TD
    GOODMAN, RM
    SAYANO, M
    [J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1990, 25 (05) : 1290 - 1294
  • [3] A Unified Framework for Error Correction in On-Chip Memories
    Sala, Frederic
    Duwe, Henry
    Dolecek, Lara
    Kumar, Rakesh
    [J]. 2016 46TH ANNUAL IEEE/IFIP INTERNATIONAL CONFERENCE ON DEPENDABLE SYSTEMS AND NETWORKS WORKSHOPS (DSN-W), 2016, : 268 - 274
  • [4] Correction Prediction: Reducing Error Correction Latency for On-Chip Memories
    Duwe, Henry
    Jian, Xun
    Kumar, Rakesh
    [J]. 2015 IEEE 21ST INTERNATIONAL SYMPOSIUM ON HIGH PERFORMANCE COMPUTER ARCHITECTURE (HPCA), 2015, : 463 - 475
  • [5] DATA SECURITY TECHNIQUES USING ON-CHIP EEPROMS.
    Gonzales, David Ruimy
    [J]. New Electronics, 1985, 18 (02):
  • [6] Error Correction Encoding for Tightly Coupled On-Chip Buses
    Karmarkar, Kedar
    Tragoudas, Spyros
    [J]. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2014, 22 (12) : 2571 - 2584
  • [7] On-Chip Error Correction with Unreliable Decoders: Fundamental Physical Limits
    Ganesh, Natesh
    Anderson, Neal G.
    [J]. PROCEEDINGS OF THE 2013 IEEE INTERNATIONAL SYMPOSIUM ON DEFECT AND FAULT TOLERANCE IN VLSI AND NANOTECHNOLOGY SYSTEMS (DFTS), 2013, : 284 - 289
  • [8] DVS for on-chip bus designs based on timing error correction
    Kaul, H
    Sylvester, D
    Blaauw, D
    Mudge, T
    Austin, T
    [J]. DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, VOLS 1 AND 2, PROCEEDINGS, 2005, : 80 - 85
  • [9] Power efficient error correction coding for on-chip interconnection links
    Velayudham, Sumitra
    Rajagopal, Sivakumar
    Venkata Ramana Rao, Yeragudipati
    Ko, Seok-Bum
    [J]. IET COMPUTERS AND DIGITAL TECHNIQUES, 2020, 14 (06): : 299 - 312
  • [10] SINGLE-EVENT UPSET (SEU) IN A DRAM WITH ON-CHIP ERROR CORRECTION
    ZOUTENDYK, JA
    SCHWARTZ, HR
    WATSON, RK
    HASNAIN, Z
    NEVILL, LR
    [J]. IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 1987, 34 (06) : 1310 - 1315