共 50 条
- [2] A STATIC RAM CHIP WITH ON-CHIP ERROR CORRECTION [J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1990, 25 (05) : 1290 - 1294
- [3] A Unified Framework for Error Correction in On-Chip Memories [J]. 2016 46TH ANNUAL IEEE/IFIP INTERNATIONAL CONFERENCE ON DEPENDABLE SYSTEMS AND NETWORKS WORKSHOPS (DSN-W), 2016, : 268 - 274
- [4] Correction Prediction: Reducing Error Correction Latency for On-Chip Memories [J]. 2015 IEEE 21ST INTERNATIONAL SYMPOSIUM ON HIGH PERFORMANCE COMPUTER ARCHITECTURE (HPCA), 2015, : 463 - 475
- [7] On-Chip Error Correction with Unreliable Decoders: Fundamental Physical Limits [J]. PROCEEDINGS OF THE 2013 IEEE INTERNATIONAL SYMPOSIUM ON DEFECT AND FAULT TOLERANCE IN VLSI AND NANOTECHNOLOGY SYSTEMS (DFTS), 2013, : 284 - 289
- [8] DVS for on-chip bus designs based on timing error correction [J]. DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, VOLS 1 AND 2, PROCEEDINGS, 2005, : 80 - 85
- [9] Power efficient error correction coding for on-chip interconnection links [J]. IET COMPUTERS AND DIGITAL TECHNIQUES, 2020, 14 (06): : 299 - 312