HEURISTIC MINIMIZATION OF MULTIPLE-VALUED RELATIONS

被引:7
|
作者
WATANABE, Y
BRAYTON, RK
机构
[1] Department of Electrical Engineering and Computer Sciences, University of California, Berkeley
关键词
D O I
10.1109/43.256920
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
A multiple-valued relation is a relation between inputs and outputs in which the input variables can assume more than two discrete values. Multiple-valued relations arise quite naturally in many contexts. Using characteristic functions to represent relations, we can handle the problem of minimizing multiple-valued relations as a generalization of the conventional minimization problem of regular logic functions. Our approach is based on a state-of-the-art paradigm for the two level minimization of functions. We clarify some special properties of relations, in contrast to functions, which must be carefully considered in realizing a high quality procedure for solving the minimization problem. An efficient heuristic method to find an optimal sum-of-products representation for a multiple-valued relation is proposed and implemented in the program GYOCRO. It uses multiple-valued decision diagrams (MDD's) to represent the characteristic functions for the relations. Experimental results are presented and compared with previous exact and heuristic Boolean relation minimizers to demonstrate the effectiveness of the proposed method.
引用
收藏
页码:1458 / 1472
页数:15
相关论文
共 50 条
  • [1] MULTIPLE-VALUED MINIMIZATION FOR PLA OPTIMIZATION
    RUDELL, RL
    SANGIOVANNIVINCENTELLI, A
    [J]. IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1987, 6 (05) : 727 - 750
  • [2] Decomposition of multiple-valued relations
    Perkowski, M
    MarekSadowska, M
    Jozwiak, L
    Luba, T
    Grygiel, S
    Nowicka, M
    Malvi, R
    Wang, Z
    Zhang, JS
    [J]. 27TH INTERNATIONAL SYMPOSIUM ON MULTIPLE-VALUED LOGIC - 1997 PROCEEDINGS, 1997, : 13 - 18
  • [3] A MINIMIZATION TECHNIQUE FOR MULTIPLE-VALUED LOGIC SYSTEMS
    ALLEN, CM
    GIVONE, DD
    [J]. IEEE TRANSACTIONS ON COMPUTERS, 1968, C 17 (02) : 182 - +
  • [4] Multiple-valued logic minimization by genetic algorithms
    Hata, Y
    Hayase, K
    Hozumi, T
    Kamiura, N
    Yamato, K
    [J]. 27TH INTERNATIONAL SYMPOSIUM ON MULTIPLE-VALUED LOGIC - 1997 PROCEEDINGS, 1997, : 97 - 102
  • [5] On the minimization of multiple-valued input binary-valued output functions
    Babu, HMH
    Zaber, MI
    Islam, MR
    Rahman, MM
    [J]. 34TH INTERNATIONAL SYMPOSIUM ON MULTIPLE-VALUED LOGIC, PROCEEDINGS, 2004, : 321 - 326
  • [6] Minimization of multiple-valued logic expressions with Kleenean coefficients
    Hata, Y
    Hozumi, T
    Yamato, K
    [J]. IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS, 1996, E79D (03) : 189 - 195
  • [7] Minimization algorithms for multiple-valued programmable logic arrays
    [J]. Tirumalai, Parthasarathy P., 1600, (40):
  • [8] USING DECISION TREES FOR THE MINIMIZATION OF MULTIPLE-VALUED FUNCTIONS
    LLORIS, A
    GOMEZ, JF
    ROMAN, R
    [J]. INTERNATIONAL JOURNAL OF ELECTRONICS, 1993, 75 (06) : 1035 - 1041
  • [9] MINIMIZATION ALGORITHMS FOR MULTIPLE-VALUED PROGRAMMABLE LOGIC-ARRAYS
    TIRUMALAI, PP
    BUTLER, JT
    [J]. IEEE TRANSACTIONS ON COMPUTERS, 1991, 40 (02) : 167 - 177
  • [10] The output permutation for the multiple-valued logic minimization with universal literals
    Hozumi, T
    Kakusho, O
    Hata, Y
    [J]. 1999 29TH IEEE INTERNATIONAL SYMPOSIUM ON MULTIPLE-VALUED LOGIC, PROCEEDINGS, 1999, : 105 - 109