BUS ARBITER STREAMLINES MULTIPROCESSOR DESIGN

被引：0
|
作者：
NADIR, J
MCCORMICK, B
机构：
来源：
COMPUTER DESIGN | 1980年 / 19卷 / 06期
关键词：
D O I：
暂无
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
引用
收藏
页码：103 / 109
页数：7
相关论文
共 50 条
  • [1] HIGH SPEED BUS ARBITER FOR BUS-ORIENTED MULTIPROCESSOR SYSTEMS.
    Anon
    1600, (28):
  • [2] A scalable pipelined arbiter design for ring bus
    Ren, Xiu-Jiang
    Shi, Jing-Jing
    Xie, Xiang-Hui
    Hunan Daxue Xuebao/Journal of Hunan University Natural Sciences, 2015, 42 (08): : 86 - 93
  • [3] PROGRAMMABLE ARBITER FOR MULTIPROCESSOR SYSTEMS
    COURVOISIER, M
    DIGITAL PROCESSES, 1979, 5 (3-4): : 271 - 281
  • [4] Automated bus generation for multiprocessor SoC design
    Ryu, KK
    Mooney, VJ
    DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, PROCEEDINGS, 2003, : 282 - 287
  • [5] Automated bus generation for multiprocessor SoC design
    Ryu, KK
    Mooney, VJ
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2004, 23 (11) : 1531 - 1549
  • [6] A FULLY DISTRIBUTED ARBITER FOR MULTIPROCESSOR SYSTEMS
    CIOFFI, G
    VELARDI, P
    MICROPROCESSING AND MICROPROGRAMMING, 1983, 11 (01): : 15 - 22
  • [7] ARBITER DESIGNS FOR MULTIPROCESSOR INTERCONNECTION NETWORKS
    MUPPALA, JK
    BHUYAN, LN
    MICROPROCESSING AND MICROPROGRAMMING, 1989, 26 (01): : 31 - 43
  • [8] Multi-Master Bus Interface Design using Efficient Lottery Bus Arbiter
    Tiwari, Bhawna
    Goel, Nidhi
    2016 IEEE ANNUAL INDIA CONFERENCE (INDICON), 2016,
  • [9] Global bus design of a bus-based COMA multiprocessor DICE
    Lee, GH
    Quattlebaum, B
    Cho, SY
    Kinney, L
    INTERNATIONAL CONFERENCE ON COMPUTER DESIGN - VLSI IN COMPUTERS AND PROCESSORS, PROCEEDINGS, 1996, : 231 - 240
  • [10] ARBITER HANDLES SHARED RESOURCES FOR MULTIPROCESSOR
    SCORDALAKES, NE
    COMPUTER DESIGN, 1981, 20 (12): : 175 - 176
12345