HIGH-SPEED MOS MEMORIES

被引：0
|
作者：
SHULTZ, RM
机构：
来源：
ELECTRONIC PRODUCTS MAGAZINE | 1972年 / 14卷 / 10期
关键词：
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
引用
收藏
页码：70 / &
相关论文
共 50 条
  • [31] Performance evaluation of a high-speed ATM switch with multiple separated common memories
    Kang, SH
    Oh, C
    Han, CM
    Sung, DK
    [J]. TELETRAFFIC CONTRIBUTIONS FOR THE INFORMATION AGE, 1997, 2 : 613 - 622
  • [32] A High-Speed Structural Method for Testing Address Decoder Faults in Flash Memories
    Ginez, O.
    Portal, J-M.
    Aziza, H.
    [J]. 2008 IEEE INTERNATIONAL TEST CONFERENCE, VOLS 1 AND 2, PROCEEDINGS, 2008, : 786 - 795
  • [33] Building Smart Memories and High-Speed Cloud Services for the Internet of Things with Derecho
    Jha, Sagar
    Behrens, Jonathan
    Gkountouvas, Theo
    Milano, Matthew
    Song, Weijia
    Tremel, Edward
    Zink, Sydney
    Birman, Ken
    Van Renesse, Robbert
    [J]. PROCEEDINGS OF THE 2017 SYMPOSIUM ON CLOUD COMPUTING (SOCC '17), 2017, : 632 - 632
  • [34] Modeling of Retention Time for High-Speed Embedded Dynamic Random Access Memories
    Ghosh, Swaroop
    [J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2014, 61 (09) : 2596 - 2604
  • [35] A novel high-speed sense amplifier for Bi-NOR flash memories
    Chung, CC
    Lin, HC
    Lin, YT
    [J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2005, 40 (02) : 515 - 522
  • [36] High-speed low-power sense comparator for multilevel flash memories
    Pierin, A
    Gregori, S
    Khouri, O
    Micheloni, R
    Torelli, G
    [J]. ICECS 2000: 7TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS & SYSTEMS, VOLS I AND II, 2000, : 759 - 762
  • [37] TRI-STATE(TM) LOGIC IN HIGH-SPEED MEMORIES OF MICROPROGRAMMED COMPUTERS
    MRAZEK, D
    [J]. COMPUTER, 1972, 5 (04) : 49 - &
  • [38] A multipage cell architecture for high-speed programming multilevel NAND flash memories
    Takeuchi, K
    Tanaka, T
    Tanzawa, T
    [J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1998, 33 (08) : 1228 - 1238
  • [39] MOS CAPACITOR PULL-UP CIRCUITS FOR HIGH-SPEED DYNAMIC LOGIC
    ELLUL, JP
    COPELAND, MA
    CHAN, CH
    [J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1975, 10 (05) : 298 - 307
  • [40] A NOVEL SIMULATION FOR THE OPTIMAL LAYOUT DESIGN OF HIGH-SPEED VLSI MOS CIRCUITS
    LEUNG, YY
    VAI, MK
    [J]. PROCEEDINGS OF THE 1989 SUMMER COMPUTER SIMULATION CONFERENCE, 1989, : 123 - 125
12345