A novel high-speed sense amplifier for Bi-NOR flash memories

被引:10
|
作者
Chung, CC [1 ]
Lin, HC
Lin, YT
机构
[1] Natl Chung Hsing Univ, Dept Elect Engn, Taichung 402, Taiwan
[2] EMemory Technol Inc, Hsinchu 300, Taiwan
关键词
advanced cross-couple; Bi-NOR; clamping transistor; flash memory; FN tunneling; mismatch; threshold voltage;
D O I
10.1109/JSSC.2004.840965
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
A novel high-speed current-mode sense amplifier is proposed for Bi-NOR flash memory designs. Program and erasure of the Bi-NOR technologies employ bi-directional channel FN tunneling with localized shallow P-well structures to realize the high-reliability, high-speed, and low-power operation. The proposed sensing circuit-with advanced cross-coupled structure by connecting the gates of clamping transistors to the cross-coupled nodes provides excellent immunity against mismatch compared with the other sense amplifiers. Furthermore, the sensing times for various, current differences and bitline capacitances and resistances are all superior to the others. The agreement. between simulation and measurement indicates the sensing speed reaches 2 ns for the threshold voltage difference of lower than I V at 1.8-V supply voltage even with the high threshold voltage of the peripheral CMOS transistors up to 0.8 V.
引用
收藏
页码:515 / 522
页数:8
相关论文
共 50 条
  • [1] A 1.2 V sense amplifier for high-performance embeddable NOR flash memories
    Baderna, D
    Cabrini, A
    De Sandre, G
    De Santis, F
    Pasotti, M
    Rossini, A
    Torelli, G
    [J]. 2005 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), VOLS 1-6, CONFERENCE PROCEEDINGS, 2005, : 1266 - 1269
  • [2] High-speed low-power sense comparator for multilevel flash memories
    Pierin, A
    Gregori, S
    Khouri, O
    Micheloni, R
    Torelli, G
    [J]. ICECS 2000: 7TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS & SYSTEMS, VOLS I AND II, 2000, : 759 - 762
  • [3] Embedded High-Speed BCH Decoder for New-Generation NOR Flash Memories
    Wang, Xueqiang
    Wu, Dong
    Hu, Chaohong
    Pan, Liyang
    Zhou, Runde
    [J]. PROCEEDINGS OF THE IEEE 2009 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 2009, : 195 - +
  • [4] Analog sense amplifiers for high density NOR flash memories
    Pasotti, M
    Rolandi, PL
    Canegallo, R
    Gerna, D
    Guaitini, G
    Lhermet, F
    Kramer, A
    [J]. PROCEEDINGS OF THE IEEE 1999 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 1999, : 247 - 250
  • [5] A new low-voltage and high-speed sense amplifier for flash memory
    郭家荣
    冉峰
    [J]. Journal of Semiconductors, 2011, (12) : 107 - 111
  • [6] A new low-voltage and high-speed sense amplifier for flash memory
    Guo Jiarong
    Ran Feng
    [J]. JOURNAL OF SEMICONDUCTORS, 2011, 32 (12)
  • [7] High-speed sense amplifier for SRAM applications
    Hsu, CL
    Ho, MH
    [J]. PROCEEDINGS OF THE 2004 IEEE ASIA-PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS, VOL 1 AND 2: SOC DESIGN FOR UBIQUITOUS INFORMATION TECHNOLOGY, 2004, : 577 - 580
  • [8] An On-Chip High-Speed 4-Bit BCH Decoder in MLC NOR Flash Memories
    Wang, Xueqiang
    Wu, Dong
    Pan, Liyang
    Zhou, Runde
    Hu, Chaohong
    [J]. 2009 IEEE ASIAN SOLID-STATE CIRCUITS CONFERENCE (A-SSCC), 2009, : 229 - 232
  • [9] A High-Speed Two-Cell BCH Decoder for Error Correcting in MLC NOR Flash Memories
    Wang Xueqiang
    Pan Liyang
    Wu Dong
    Hu Chaohong
    Zhou Runde
    [J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2009, 56 (11) : 865 - 869
  • [10] A novel high-speed sense-amplifier-based flip-flop
    Strollo, AGM
    De Caro, D
    Napoli, E
    Petra, N
    [J]. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2005, 13 (11) : 1266 - 1274