Impact of High-kappa Spacer on Junctionless Transistor in Sub-Threshold Regime

被引:1
|
作者
Ghosh, Bahniman [1 ,2 ]
Mondal, Partha [2 ]
Akram, M. W. [2 ]
Bal, Punyasloka [2 ]
机构
[1] Univ Texas Austin, Microelect Res Ctr, Austin, TX 78758 USA
[2] Indian Inst Technol Kanpur, Dept Elect Engn, Kanpur 208016, Uttar Pradesh, India
关键词
Junctionless Transistors (JLTs); Band-to-Band Tunneling (BTBT); High-kappa Spacers;
D O I
10.1166/jolpe.2014.1312
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
We investigated the impact of high-kappa spacers on the off-state leakage current due to band-to-band tunneling (BTBT) in junctionless transistors (JLTs). In off-state, a significant band overlap between valence band of channel region and conduction band of drain region triggers the electrons to tunnel from valence band of channel region to conduction band of drain region and increases the off-state leakage current. Here we show that in off-state the vertical fringing electric field through the high-kappa spacer to the device layer increases tunneling distance along tunneling path of electron and reduces tunneling leakage currents.
引用
收藏
页码:293 / 296
页数:4
相关论文
共 50 条
  • [1] Impact of Temperature on Circuit Performances of Junctionless MOSFET in Sub-threshold Regime
    Mukherjee, Adrija
    Ray, Baishali
    Das, Debankan
    Bhattacharyya, Shaon
    Debnath, Papiya
    Chanda, Manash
    PROCEEDINGS OF 2ND INTERNATIONAL CONFERENCE ON VLSI DEVICE, CIRCUIT AND SYSTEM (IEEE VLSI DCS 2020), 2020, : 29 - 33
  • [2] Impact of Interface Trap Charges on the Performances of Junctionless MOSFET in Sub-Threshold Regime
    Ganguli, Tanushree
    Chanda, Manash
    Sarkar, Angsuman
    COMPUTERS & ELECTRICAL ENGINEERING, 2022, 100
  • [3] NOVEL COMPRESSORS IN THE SUB-THRESHOLD REGIME
    Jawa, Himani
    Gupta, Kirti
    2013 INTERNATIONAL CONFERENCE ON SIGNAL PROCESSING AND COMMUNICATION (ICSC), 2013, : 424 - 427
  • [4] Impact of high-k spacer on device performance of a junctionless transistor
    Baruah, Ratul Kumar
    Paily, Roy P.
    JOURNAL OF COMPUTATIONAL ELECTRONICS, 2013, 12 (01) : 14 - 19
  • [5] Impact of high-k spacer on device performance of a junctionless transistor
    Ratul Kumar Baruah
    Roy P. Paily
    Journal of Computational Electronics, 2013, 12 : 14 - 19
  • [6] Sub-threshold Drain Current Model of Shell-Core Architecture Double Gate JunctionLess Transistor
    Kumari, Vandana
    Kumar, Ayush
    Gupta, Mridula
    Saxena, Manoj
    PROCEEDINGS OF 2018 IEEE INTERNATIONAL CONFERENCE ON ELECTRON DEVICES KOLKATA CONFERENCE (IEEE EDKCON), 2018, : 636 - 641
  • [7] Impact of high k spacer on RF stability performance of double gate junctionless transistor
    Raju, Veerati
    Sivasankaran, K.
    INTERNATIONAL JOURNAL OF NUMERICAL MODELLING-ELECTRONIC NETWORKS DEVICES AND FIELDS, 2019, 32 (01)
  • [8] ZnO/graphene ambipolar transistor with low sub-threshold swing
    Kim, Byeong-Hyeok
    Hong, Sang-Hyun
    Kang, Jang-Won
    MATERIALS RESEARCH EXPRESS, 2021, 8 (03)
  • [9] A NOVEL FERMI LEVEL CONTROLLED HIGH VOLTAGE TRANSISTOR PREVENTING SUB-THRESHOLD HUMP
    Park, Byoung-Chul
    Lee, Sung-Young
    Chang, Dong-Ryul
    Bang, Kee-In
    Kim, Sung-Jun
    Yi, Sang-Bae
    Jung, Eun-Seung
    CAS: 2008 INTERNATIONAL SEMICONDUCTOR CONFERENCE, PROCEEDINGS, 2008, : 313 - +
  • [10] Analysis of Noise Margin of CMOS Inverter in Sub-Threshold Regime
    Chakraborty, Aananda Sankar
    Chanda, Manash
    Sarkar, Chandan Kumar
    2013 STUDENTS CONFERENCE ON ENGINEERING AND SYSTEMS (SCES): INSPIRING ENGINEERING AND SYSTEMS FOR SUSTAINABLE DEVELOPMENT, 2013,