共 50 条
- [1] Impact of Temperature on Circuit Performances of Junctionless MOSFET in Sub-threshold Regime PROCEEDINGS OF 2ND INTERNATIONAL CONFERENCE ON VLSI DEVICE, CIRCUIT AND SYSTEM (IEEE VLSI DCS 2020), 2020, : 29 - 33
- [3] NOVEL COMPRESSORS IN THE SUB-THRESHOLD REGIME 2013 INTERNATIONAL CONFERENCE ON SIGNAL PROCESSING AND COMMUNICATION (ICSC), 2013, : 424 - 427
- [5] Impact of high-k spacer on device performance of a junctionless transistor Journal of Computational Electronics, 2013, 12 : 14 - 19
- [6] Sub-threshold Drain Current Model of Shell-Core Architecture Double Gate JunctionLess Transistor PROCEEDINGS OF 2018 IEEE INTERNATIONAL CONFERENCE ON ELECTRON DEVICES KOLKATA CONFERENCE (IEEE EDKCON), 2018, : 636 - 641
- [9] A NOVEL FERMI LEVEL CONTROLLED HIGH VOLTAGE TRANSISTOR PREVENTING SUB-THRESHOLD HUMP CAS: 2008 INTERNATIONAL SEMICONDUCTOR CONFERENCE, PROCEEDINGS, 2008, : 313 - +
- [10] Analysis of Noise Margin of CMOS Inverter in Sub-Threshold Regime 2013 STUDENTS CONFERENCE ON ENGINEERING AND SYSTEMS (SCES): INSPIRING ENGINEERING AND SYSTEMS FOR SUSTAINABLE DEVELOPMENT, 2013,