MULTIPLE-VALUED LOGIC - INTRODUCTION

被引：0

|

作者：

BUTLER, JT

机构：

来源：

COMPUTER | 1988年 / 21卷 / 04期

关键词：

D O I：

暂无

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

引用

收藏

页码：13 / 15

页数：3

相关论文

共 50 条

[21] MODULAR REPRESENTATION OF MULTIPLE-VALUED LOGIC SYSTEMS
GREEN, DH
TAYLOR, IS
[J]. PROCEEDINGS OF THE INSTITUTION OF ELECTRICAL ENGINEERS-LONDON, 1974, 121 (06): : 409 - 418
[22] Multiple-valued logic minimization by genetic algorithms
Hata, Y
Hayase, K
Hozumi, T
Kamiura, N
Yamato, K
[J]. 27TH INTERNATIONAL SYMPOSIUM ON MULTIPLE-VALUED LOGIC - 1997 PROCEEDINGS, 1997, : 97 - 102
[23] Multiple-Valued Logic and Its Algebras Foreword
Dvurecensky, Anatolij
Georgescu, George
Iorgulescu, Afrodita
Rudeanu, Sergiu
[J]. JOURNAL OF MULTIPLE-VALUED LOGIC AND SOFT COMPUTING, 2010, 16 (3-5) : 219 - 220
[24] Application of Neuron MOS in multiple-valued logic
Wang Pengjun
Lu Jingang
Xu Jian
[J]. Neural Computing and Applications, 2008, 17 : 139 - 143
[25] SPECIAL ISSUE ON MULTIPLE-VALUED LOGIC - FOREWORD
HIGUCHI, T
[J]. IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS, 1993, E76D (05) : 525 - 526
[26] Contributions of Arto Salomaa to Multiple-Valued Logic
Stankovic, Radomir S.
Astola, Jaakko
[J]. JOURNAL OF MULTIPLE-VALUED LOGIC AND SOFT COMPUTING, 2015, 24 (1-4) : 1 - 19
[27] Error tolerance method in multiple-valued logic
Lee, S
[J]. QUALITATIVE AND QUANTITATIVE PRACTICAL REASONING, 1997, 1244 : 392 - 405
[28] FLIP-FLOPS FOR MULTIPLE-VALUED LOGIC
IRVING, TA
SHIVA, SG
NAGLE, HT
[J]. IEEE TRANSACTIONS ON COMPUTERS, 1976, 25 (03) : 237 - 246
[29] The International Symposium on Multiple-Valued Logic (ISMVL)
Machida, Hajime
[J]. JOURNAL OF MULTIPLE-VALUED LOGIC AND SOFT COMPUTING, 2012, 18 (02) : 115 - 116
[30] A MINIMIZATION TECHNIQUE FOR MULTIPLE-VALUED LOGIC SYSTEMS
ALLEN, CM
GIVONE, DD
[J]. IEEE TRANSACTIONS ON COMPUTERS, 1968, C 17 (02) : 182 - +

← 1 2 3 4 5 →