HIGH-LEVEL TEST-GENERATION FOR VLSI

被引:0
|
作者
BHATTACHARYA, D
MURRAY, BT
HAYES, JP
机构
[1] UNIV MICHIGAN,DEPT ELECT ENGN & COMP SCI,ADV COMP ARCHITECTURE LAB,ANN ARBOR,MI 48109
[2] YALE UNIV,NEW HAVEN,CT 06520
[3] GM CORP,RES LABS,WARREN,MI 48090
[4] UNIV MICHIGAN,DEPT ELECT ENGN,ANN ARBOR,MI 48109
关键词
D O I
10.1109/2.25379
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
引用
收藏
页码:16 / 24
页数:9
相关论文
共 50 条
  • [21] TEST-GENERATION TECHNIQUES
    AKERS, SB
    [J]. COMPUTER, 1980, 13 (03) : 9 - 15
  • [23] High-level synthesis of recoverable VLSI microarchitectures
    Blough, DM
    Kurdahi, FJ
    Ohm, SY
    [J]. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 1999, 7 (04) : 401 - 410
  • [24] High-level power estimation of VLSI systems
    Fornaciari, W
    Gubian, P
    Sciuto, D
    Silvano, C
    [J]. ISCAS '97 - PROCEEDINGS OF 1997 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS I - IV: CIRCUITS AND SYSTEMS IN THE INFORMATION AGE, 1997, : 1804 - 1807
  • [25] FROM HIGH-LEVEL DESCRIPTIONS TO VLSI CIRCUITS
    STAUNSTRUP, J
    GREENSTREET, MR
    [J]. BIT, 1988, 28 (03): : 620 - 638
  • [26] ON THE OPTIMIZATION OF VLSI ALLOCATION IN HIGH-LEVEL SYNTHESIS
    He Zhongli Zhou Dian Hu Qingsheng Zhuang Zhenquan(Department of Electronic Engineering
    [J]. Journal of Electronics(China), 2000, (03) : 279 - 288
  • [27] High-level test generation for hardware testing and software validation
    Goloubeva, O
    Reorda, MS
    Violante, M
    [J]. EIGHTH IEEE INTERNATIONAL HIGH-LEVEL DESIGN VALIDATION AND TEST WORKSHOP, PROCEEDINGS, 2003, : 143 - 148
  • [28] High-level test generation from VHDL behavioral descriptions
    Gharebaghi, AM
    Navabi, Z
    [J]. VHDL INTERNATIONAL USERS FORUM FALL WORKSHOP, PROCEEDINGS, 2000, : 123 - 126
  • [29] Synthesis of high-level requirements models for automatic test generation
    Gupta, P
    Cunning, SJ
    Rozenblit, JW
    [J]. EIGHTH ANNUAL IEEE INTERNATIONAL CONFERENCE AND WORKSHOP ON THE ENGINEERING OF COMPUTER BASED SYSTEMS, PROCEEDINGS, 2001, : 76 - 82
  • [30] IMPROVED TEST-GENERATION FOR HIGH-ACTIVITY CIRCUITS
    SALUJA, K
    KIM, K
    [J]. IEEE DESIGN & TEST OF COMPUTERS, 1990, 7 (04): : 26 - 31