共 50 条
- [22] High-speed test-generation method using a test generation circuit [J]. Hirose, Fumiyasu, 1600, (21):
- [24] High-level power estimation of VLSI systems [J]. ISCAS '97 - PROCEEDINGS OF 1997 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS I - IV: CIRCUITS AND SYSTEMS IN THE INFORMATION AGE, 1997, : 1804 - 1807
- [27] High-level test generation for hardware testing and software validation [J]. EIGHTH IEEE INTERNATIONAL HIGH-LEVEL DESIGN VALIDATION AND TEST WORKSHOP, PROCEEDINGS, 2003, : 143 - 148
- [28] High-level test generation from VHDL behavioral descriptions [J]. VHDL INTERNATIONAL USERS FORUM FALL WORKSHOP, PROCEEDINGS, 2000, : 123 - 126
- [29] Synthesis of high-level requirements models for automatic test generation [J]. EIGHTH ANNUAL IEEE INTERNATIONAL CONFERENCE AND WORKSHOP ON THE ENGINEERING OF COMPUTER BASED SYSTEMS, PROCEEDINGS, 2001, : 76 - 82
- [30] IMPROVED TEST-GENERATION FOR HIGH-ACTIVITY CIRCUITS [J]. IEEE DESIGN & TEST OF COMPUTERS, 1990, 7 (04): : 26 - 31