共 50 条
- [1] A chip-level electrostatic discharge simulation strategy [J]. ICCAD-2004: INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, IEEE/ACM DIGEST OF TECHNICAL PAPERS, 2004, : 315 - 318
- [2] Chip-level ESD simulation for fail detection and design guidance [J]. 2004 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM PROCEEDINGS, 2004, : 603 - 604
- [5] Package and chip-level EMI/EMC structure design, modeling and simulation [J]. 49TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE - 1999 PROCEEDINGS, 1999, : 873 - 878
- [6] Chip-level simulation for CDM failures in multi-power ICs [J]. ELECTRICAL OVERSTRESS/ELECTROSTATIC DISCHARGE SYMPOSIUM PROCEEDINGS, 2000, 2000, : 456 - 464
- [7] Package and chip-level EMI/EMC structure design, modeling and simulation [J]. Proceedings - Electronic Components and Technology Conference, 1999, : 873 - 878
- [9] A Chip-Level Optical Interconnect for CPU [J]. IEEE PHOTONICS TECHNOLOGY LETTERS, 2021, 33 (16) : 852 - 855
- [10] Chip-level equalization in the WCDMA downlink [J]. APOC 2003: ASIA-PACIFIC OPTICAL AND WIRELESS COMMUNICATIONS; WIRELESS COMMUNICATIONS AND NETWORKS, 2003, 5284 : 15 - 20