A VOLTAGE-CONTROLLABLE LINEAR MOS TRANSCONDUCTOR USING BIAS OFFSET TECHNIQUE

被引：113
|
作者：
WANG, ZH
GUGGENBUHL, W
机构：
[1] Institute of Electronics. Department of Electrical Engineering, Swiss Federal Institute of Technology
来源：
IEEE JOURNAL OF SOLID-STATE CIRCUITS | 1990年 / 25卷 / 01期
关键词：
D O I：
10.1109/4.50321
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
— A linear large-signal MOS transconductor is described with the gain adjustable linearly by a voltage. A perfect linear transfer characteristic is obtained by two cross-coupled differential transistor pairs operating in saturation pairwise at unequal bias, offering offset-free operation, with both differential or single-ended input and differential output. Single-ended output is achievable by use of a current mirror. The nonlinearity caused by mobility reduction, channel-length modulation, mismatch, etc. is discussed. A test circuit with transconductance of 6.25 μmho has been built with 3-μm MOS components and a linearity error of less than ± 1 percent was measured for an input voltage range from -4 to 4 V. © 1990 IEEE
引用
收藏
页码：315 / 317
页数：3
相关论文
共 50 条
  • [21] DETERMINATION OF ION-IMPLANTED PROFILES USING MOS CAPACITANCE-VOLTAGE TECHNIQUE
    EDWARDS, JR
    MARR, G
    JOURNAL OF VACUUM SCIENCE & TECHNOLOGY, 1975, 12 (06): : 1373 - 1373
  • [22] A Dynamic Latched Comparator Using Area-Efficient Stochastic Offset Voltage Detection Technique
    Okazawa, Takayuki
    Akita, Ippei
    IEICE TRANSACTIONS ON ELECTRONICS, 2018, E101C (05): : 396 - 403
  • [23] Bias correction and downscaling of future RCM precipitation projections using a MOS-Analog technique
    Turco, M.
    Llasat, M. C.
    Herrera, S.
    Gutierrez, J. M.
    JOURNAL OF GEOPHYSICAL RESEARCH-ATMOSPHERES, 2017, 122 (05) : 2631 - 2648
  • [24] A WCDMA variable-gain up-conversion mixer using bias-offset technique
    Carrara, F
    Palmisano, G
    MELECON 2004: PROCEEDINGS OF THE 12TH IEEE MEDITERRANEAN ELECTROTECHNICAL CONFERENCE, VOLS 1-3, 2004, : 163 - 166
  • [25] Secondary electron image profiles using bias voltage technique in deep contact hole
    Ko, YU
    Joy, DC
    Sullivan, N
    Mastovich, ME
    METROLOGY, INSPECTION, AND PROCESS CONTROL FOR MICROLITHOGRAPHY XV, 2001, 4344 : 37 - 45
  • [26] Enhancing Noise Margins of Fin-Type Field Effect Transistor Static Random Access Memory Cell by Using Threshold Voltage-Controllable Flexible-Pass-Gates
    Endo, Kazuhiko
    O'uchi, Shin-ichi
    Ishikawa, Yuki
    Liu, Yongxum
    Matsukawa, Takashi
    Masahara, Meishoku
    Sakamoto, Kunihiro
    Tsukada, Junichi
    Ishii, Kenichi
    Yamauchi, Hiromi
    Suzuki, Eiichi
    APPLIED PHYSICS EXPRESS, 2009, 2 (05)
  • [27] Secondary electron image profiles using bias voltage technique in deep contact hole
    Ko, YU
    Joy, DC
    Sullivan, N
    CHARACTERIZATION AND METROLOGY FOR ULSI TECHNOLOGY 2000, INTERNATIONAL CONFERENCE, 2001, 550 : 364 - 372
  • [28] Circuit technique for threshold voltage stabilization using substrate bias in total dose environments
    Shreedhara, JK
    Barnaby, HJ
    Bhuva, BL
    Kerns, DV
    Kerns, SE
    IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 2000, 47 (06) : 2557 - 2560
  • [29] A novel hybrid static offset voltage calibration technique for dynamic comparators using bulk voltage and shunt current trimming techniques
    Zghoul, Fadi Nessir
    Mansour, Takwa Shawkat Awad
    Alghazo, Jaafar
    Latif, Ghazanfar
    INTEGRATION-THE VLSI JOURNAL, 2025, 102
  • [30] Field-enhanced nonequilibrium C/V and I/V characteristics of MOS capacitor under linear voltage ramp bias
    Zhang, X
    Ding, K
    IEE PROCEEDINGS-CIRCUITS DEVICES AND SYSTEMS, 1996, 143 (06): : 343 - 347
12345