GRAPHICAL ANALYSIS OF A DIGITAL PHASE-LOCKED LOOP

被引：3
|
作者：
RUSSO, F [1 ]
机构：
[1] UNIV PISA,DEPT ELECT ENGN,I-56100 PISA,ITALY
来源：
IEEE TRANSACTIONS ON AEROSPACE AND ELECTRONIC SYSTEMS | 1979年 / 15卷 / 01期
关键词：
D O I：
10.1109/TAES.1979.308799
中图分类号：
V [航空、航天];
学科分类号：
08 ; 0825 ;
摘要：
引用
下载
收藏
页码：88 / 94
页数：7
相关论文
共 50 条
  • [21] A digital phase-locked loop based LLRF system
    Fu, Xiaoliang
    Fong, Ken
    Yin, Zhiguo
    Zheng, Qiwen
    Au, Thomas
    NUCLEAR INSTRUMENTS & METHODS IN PHYSICS RESEARCH SECTION A-ACCELERATORS SPECTROMETERS DETECTORS AND ASSOCIATED EQUIPMENT, 2020, 962
  • [22] NEW DUAL DIGITAL PHASE-LOCKED LOOP.
    Yamasaki, Shoichiro
    Nakagawa, Masao
    Tsunogae, Toshio
    Electronics and Communications in Japan, Part I: Communications (English translation of Denshi Tsushin Gakkai Ronbunshi), 1986, 69 (05): : 67 - 74
  • [23] Fractional-order digital phase-locked loop
    El-Khazali, Reyad
    2007 14TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS, VOLS 1-4, 2007, : 963 - 966
  • [24] Modeling and Simulation of Digital Phase-Locked Loop in Simulink
    Parkaban, N.
    Robens, M.
    Grewing, C.
    Christ, V.
    Liebau, D.
    Muralidharan, P.
    Nielinger, D.
    Yegin, U.
    Zambanini, A.
    van Waasen, S.
    15TH INTERNATIONAL CONFERENCE ON SYNTHESIS, MODELING, ANALYSIS AND SIMULATION METHODS AND APPLICATIONS TO CIRCUIT DESIGN (SMACD 2018), 2018, : 121 - 124
  • [25] MULTILOOP HYBRID DIGITAL PHASE-LOCKED LOOP.
    Majumdar, T.
    Bhattacharya, A.K.
    Ray, S.K.
    Biswas, B.N.
    1600, (28):
  • [26] NEW INTEGRATED CIRCUIT DIGITAL PHASE-LOCKED LOOP
    LEE, WH
    HARRINGTON, EV
    COX, DB
    IEEE TRANSACTIONS ON AEROSPACE AND ELECTRONIC SYSTEMS, 1975, 11 (04) : 682 - 682
  • [27] A Digital Phase-locked Loop Based on MAP in PLC
    Wu, Zhilan
    PROCEEDINGS OF THE 3RD INTERNATIONAL CONFERENCE ON ANTI-COUNTERFEITING, SECURITY, AND IDENTIFICATION IN COMMUNICATION, 2009, : 76 - 79
  • [28] WIDEBAND ALL-DIGITAL PHASE-LOCKED LOOP
    YAMAMOTO, H
    MORI, S
    ELECTRONICS & COMMUNICATIONS IN JAPAN, 1975, 58 (03): : 27 - 34
  • [29] A Digital Phase-locked Loop Based on MAP in PLC
    Lu Saijun
    Li Qianshu
    Mao Taiping
    ICEMI 2007: PROCEEDINGS OF 2007 8TH INTERNATIONAL CONFERENCE ON ELECTRONIC MEASUREMENT & INSTRUMENTS, VOL IV, 2007, : 786 - +
  • [30] A wide-band digital phase-locked loop
    Ambarish, Shilpa
    Wagdy, Mahmoud Fawzy
    THIRD INTERNATIONAL CONFERENCE ON INFORMATION TECHNOLOGY: NEW GENERATIONS, PROCEEDINGS, 2006, : 597 - +
12345