GRAPHICAL ANALYSIS OF A DIGITAL PHASE-LOCKED LOOP

被引:3
|
作者
RUSSO, F [1 ]
机构
[1] UNIV PISA,DEPT ELECT ENGN,I-56100 PISA,ITALY
关键词
D O I
10.1109/TAES.1979.308799
中图分类号
V [航空、航天];
学科分类号
08 ; 0825 ;
摘要
引用
下载
收藏
页码:88 / 94
页数:7
相关论文
共 50 条
  • [11] Digital Phase-Locked Loop and its Realization
    Kao, Tsai-Sheng
    Chen, Sheng-Chih
    Chang, Yuan-Chang
    Hou, Sheng-Yun
    Juan, Chang-Jung
    AIC '09: PROCEEDINGS OF THE 9TH WSEAS INTERNATIONAL CONFERENCE ON APPLIED INFORMATICS AND COMMUNICATIONS: RECENT ADVANCES IN APPLIED INFORMAT AND COMMUNICATIONS, 2009, : 415 - +
  • [12] RESPONSE OF AN ALL DIGITAL PHASE-LOCKED LOOP
    GARODNICK, J
    GRECO, J
    SCHILLING, DL
    IEEE TRANSACTIONS ON COMMUNICATIONS, 1974, CO22 (06) : 751 - 764
  • [13] DIGITAL NEURON MODEL USING DIGITAL PHASE-LOCKED LOOP
    TOKUNAGA, M
    SASASE, I
    MORI, S
    IEICE TRANSACTIONS ON COMMUNICATIONS ELECTRONICS INFORMATION AND SYSTEMS, 1991, 74 (03): : 615 - 621
  • [14] The stationary phase error distribution of a digital phase-locked loop
    Skiller, G
    Huang, D
    IEEE TRANSACTIONS ON COMMUNICATIONS, 2000, 48 (06) : 925 - 927
  • [15] PHASE-LOCKED LOOP
    MCLEAN, D
    CONTROL, 1967, 11 (109): : 339 - &
  • [16] A phase-locked loop
    Shahruz, SM
    REVIEW OF SCIENTIFIC INSTRUMENTS, 2001, 72 (03): : 1888 - 1892
  • [17] DETERMINATION OF THE TOLERABLE PHASE JITTER IN A DIGITAL PHASE-LOCKED LOOP
    BARTEL, W
    FREQUENZ, 1979, 33 (02) : 51 - 57
  • [18] Verifying Global Convergence for a Digital Phase-Locked Loop
    Wei, Jijie
    Peng, Yan
    Yu, Ge
    Greenstreet, Mark
    2013 FORMAL METHODS IN COMPUTER-AIDED DESIGN (FMCAD), 2013, : 113 - 120
  • [19] A New Approach on Design of a Digital Phase-Locked Loop
    Ahn, Choon Ki
    Shi, Peng
    You, Sung Hyun
    IEEE SIGNAL PROCESSING LETTERS, 2016, 23 (05) : 600 - 604
  • [20] Intelligent phase-locked loop for digital network synchronization
    Zhang, Qingnan
    Zhao, Xin
    Hsi-An Chiao Tung Ta Hsueh/Journal of Xi'an Jiaotong University, 1991, 25 (05): : 91 - 98