ANALYSIS OF THE LATCH PHENOMENON IN THIN-FILM SOI MOSFETS AS A FUNCTION OF TEMPERATURE

被引：1
|
作者：
BALESTRA, F
机构：
[1] Laboratoire de Physique des Composants à Semiconducteurs (URA-CNRS), ENSERG, INPG, 38016 Grenoble
来源：
MICROELECTRONIC ENGINEERING | 1992年 / 19卷 / 1-4期
关键词：
D O I：
10.1016/0167-9317(92)90550-B
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
A study of the latch and breakdown phenomena in thin film SOI MOSFET's is performed as a function of temperature. The experimental analysis is concentrated on p-channel devices, for which no investigation of the parasitic bipolar transistor has been carried out. We show that latch problems are observed for thin-film p-channel devices in the sub-half-micrometer range. In addition, it is demonstrated by theoretical considerations and experimental results that these parasitic effects are strongly reduced at liquid nitrogen temperature, and vanish entirely at liquid helium temperature. Similar improvements are expected for low temperature operation of n-channel devices.
引用
收藏
页码：811 / 814
页数：4
相关论文
共 50 条
  • [41] Thin-film SOI devices: A perspective
    Colinge, J.P.
    Microelectronic Engineering, 1988, 8 (3-4) : 127 - 147
  • [42] BREAKDOWN VOLTAGE IMPROVEMENT FOR THIN-FILM SOI POWER MOSFETS BY A BURIED OXIDE STEP STRUCTURE
    KIM, IJ
    MATSUMOTO, S
    SAKAI, T
    YACHI, T
    IEEE ELECTRON DEVICE LETTERS, 1994, 15 (05) : 148 - 150
  • [43] 2-DIMENSIONAL DEVICE SIMULATION OF 0.1-MU THIN-FILM SOI MOSFETS
    JOACHIM, HO
    YAMAGUCHI, Y
    ISHIKAWA, K
    KOTANI, N
    NISHIMURA, T
    TSUKAMOTO, K
    IEICE TRANSACTIONS ON ELECTRONICS, 1992, E75C (12) : 1498 - 1505
  • [44] ANALYTICAL MODEL AND TEMPERATURE-DEPENDENCE OF THE THIN-FILM SOI FET
    SCHEINERT, S
    PAASCH, G
    SCHIPANSKI, D
    SOLID-STATE ELECTRONICS, 1995, 38 (05) : 949 - 959
  • [45] ANALYTICAL SURFACE-POTENTIAL EXPRESSION FOR THIN-FILM DOUBLE-GATE SOI MOSFETS
    SUZUKI, K
    TANAKA, T
    TOSAKA, Y
    HORIE, H
    ARIMOTO, Y
    ITOH, T
    SOLID-STATE ELECTRONICS, 1994, 37 (02) : 327 - 332
  • [46] Impact of the pattern layout on radio-frequency performance of thin-film SOI power MOSFETs
    Matsumoto, S
    Mino, M
    ISPSD '04: PROCEEDINGS OF THE 16TH INTERNATIONAL SYMPOSIUM ON POWER SEMICONDUCTOR DEVICES & ICS, 2004, : 245 - 248
  • [47] THRESHOLD VOLTAGE INSTABILITY AT LOW-TEMPERATURES IN PARTIALLY DEPLETED THIN-FILM SOI MOSFETS
    WANG, J
    KISTLER, N
    WOO, J
    VISWANATHAN, CR
    IEEE ELECTRON DEVICE LETTERS, 1991, 12 (06) : 300 - 302
  • [48] CONDUCTION MECHANISMS IN THIN-FILM ACCUMULATION-MODE SOI P-CHANNEL MOSFETS
    COLINGE, JP
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 1990, 37 (03) : 718 - 723
  • [49] ANALYSIS OF THE DRAIN BREAKDOWN MECHANISM IN ULTRA-THIN-FILM SOI MOSFETS
    YOSHIMI, M
    TAKAHASHI, M
    WADA, T
    KATO, K
    KAMBAYASHI, S
    KEMMOCHI, M
    NATORI, K
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 1990, 37 (09) : 2015 - 2021
  • [50] Experimental investigation of linear amplification characteristics of radio-frequency thin-film SOI power MOSFETs
    Matsumoto, S
    Sakai, T
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2001, 48 (12) : 2911 - 2916
12345