BUILDING A VERIFICATION SYSTEM FOR HIGH-PERFORMANCE ASICS

被引：0
|
作者：
GRAYDON, J [1 ]
机构：
[1] INTEGRATED MEASUREMENT SYST INC,BEAVERTON,OR
来源：
VLSI SYSTEMS DESIGN | 1988年 / 9卷 / 02期
关键词：
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
引用
收藏
页码：64 / 67
页数：4
相关论文
共 50 条
  • [1] Design for at-speed structural test and performance verification of high-performance ASICs
    Iyengar, Vikram
    Johnson, Mark
    Anemikos, Theo
    Grise, Gary
    Taylor, Mark
    Farmer, Rudy
    Woytowich, Frank
    Bassett, Bob
    [J]. PROCEEDINGS OF THE IEEE 2006 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 2006, : 567 - 570
  • [2] Design planning for high-performance ASICs
    [J]. IBM J Res Dev, 4 (431-452):
  • [3] Design planning for high-performance ASICs
    Sayah, JY
    Gupta, R
    Sherlekar, DD
    Honsinger, PS
    Apte, JM
    Bollinger, SW
    Chen, HH
    DasGupta, S
    Hsieh, EP
    Huber, AD
    Hughes, EJ
    Kurzum, ZM
    Rao, VB
    Tabtieng, T
    Valijan, V
    Yang, DY
    [J]. IBM JOURNAL OF RESEARCH AND DEVELOPMENT, 1996, 40 (04) : 431 - 452
  • [4] HIGH-PERFORMANCE CLOCK DISTRIBUTION FOR CMOS ASICS
    BOON, S
    BUTLER, S
    BYRNE, R
    SETERING, B
    CASALANDA, M
    SCHERF, A
    [J]. PROCEEDINGS OF THE IEEE 1989 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 1989, : 419 - 423
  • [5] UK FIRM FOCUSES ON HIGH-PERFORMANCE ASICS
    FLETCHER, P
    [J]. ELECTRONICS-US, 1994, 67 (23): : 6 - 6
  • [6] At-speed structural test for high-performance ASICs
    Iyengar, Vikram
    Yokota, Toshihiko
    Yamada, Kazuhiro
    Anemikos, Theo
    Bassett, Bob
    Degregorio, Mike
    Farmer, Rudy
    Grise, Gary
    Johnson, Mark
    Milton, Dave
    Taylor, Mark
    Woytowich, Frank
    [J]. 2006 IEEE INTERNATIONAL TEST CONFERENCE, VOLS 1 AND 2, 2006, : 61 - +
  • [7] High-performance building
    Fortmeyer, Russell
    [J]. ARCHITECTURAL RECORD, 2007, 195 (10) : 170 - 170
  • [8] High-Performance Building
    Fisk, David
    [J]. INTERNATIONAL JOURNAL OF AMBIENT ENERGY, 2009, 30 (02) : 112 - 112
  • [9] GaAs gate arrays offer alternative for high-performance ASICs
    Lipman, J
    [J]. EDN, 1995, 40 (22) : 24 - +
  • [10] I/O impedance matching algorithm for high-performance ASICs
    Zuchowski, PS
    Panner, JH
    Stout, DW
    Adams, JM
    Chan, F
    Dunn, PE
    Huber, AD
    Oler, JJ
    [J]. TENTH ANNUAL IEEE INTERNATIONAL ASIC CONFERENCE AND EXHIBIT, PROCEEDINGS, 1997, : 270 - 273
12345