HIGH-LEVEL SYNTHESIS UNLOCKS POTENTIAL OF FPGAS

被引：0
|
作者：
TUCK, B
机构：
来源：
COMPUTER DESIGN | 1991年 / 30卷 / 07期
关键词：
D O I：
暂无
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
引用
收藏
页码：50 / &
相关论文
共 50 条
  • [31] From Pthreads to Multicore Hardware Systems in LegUp High-Level Synthesis for FPGAs
    Choi, Jongsok
    Brown, Stephen D.
    Anderson, Jason H.
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2017, 25 (10) : 2867 - 2880
  • [32] Performance Modeling for FPGAs: Extending the Roofline Model with High-Level Synthesis Tools
    da Silva, Bruno
    Braeken, An
    D'Hollander, Erik H.
    Touhafi, Abdellah
    INTERNATIONAL JOURNAL OF RECONFIGURABLE COMPUTING, 2013, 2013
  • [33] From High-Level Deep Neural Models to FPGAs
    Sharma, Hardik
    Park, Jongse
    Mahajan, Divya
    Amaro, Emmanuel
    Kim, Joon Kyung
    Shao, Chenkai
    Mishra, Asit
    Esmaeilzadeh, Hadi
    2016 49TH ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE (MICRO), 2016,
  • [34] Learning from the Past: Efficient High-level Synthesis Design Space Exploration for FPGAs
    Wang, Zi
    Schafer, Benjamin Carrion
    ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS, 2022, 27 (04)
  • [35] High-level synthesis for large bit-width multipliers on FPGAs: A case study
    Quan, G
    Davis, JP
    Devarkal, S
    Buell, DA
    2005 INTERNATIONAL CONFERENCE ON HARDWARE/SOFTWARE CODESIGN AND SYSTEM SYNTHESIS, 2005, : 213 - 218
  • [36] Open the Gates: Using High-level Synthesis Towards Programmable LDPC Decoders on FPGAs
    Pratas, Frederico
    Andrade, Joao
    Falcao, Gabriel
    Silva, Vitor
    Sousa, Leonel
    2013 IEEE GLOBAL CONFERENCE ON SIGNAL AND INFORMATION PROCESSING (GLOBALSIP), 2013, : 1274 - 1277
  • [37] Toward Automated Simulink Model Implementation and Optimization using High-Level Synthesis for FPGAs
    Kredo, Kurtis, II
    Mustafa, Hadil
    Crosbie, Roy
    Bednar, Richard
    Alavi, Zahrasadat
    2019 IEEE ELECTRIC SHIP TECHNOLOGIES SYMPOSIUM (ESTS 2019): EMERGING TECHNOLOGIES FOR FUTURE ELECTRIC SHIPS, 2019, : 172 - 180
  • [38] Constraint-Aware Multi-Technique Approximate High-Level Synthesis for FPGAs
    Leipnitz, Marcos T.
    Nazar, Gabriel L.
    ACM TRANSACTIONS ON RECONFIGURABLE TECHNOLOGY AND SYSTEMS, 2023, 16 (04)
  • [39] High-Level Synthesis Techniques to Generate Deeply Pipelined Circuits for FPGAs with Registered Routing
    Chen, Yu Ting
    Kim, Jin Hee
    Li, Kexin
    Hoyes, Graham
    Anderson, Jason H.
    2019 INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE TECHNOLOGY (ICFPT 2019), 2019, : 375 - 378
  • [40] Acceleration of Trading System Back End with FPGAs Using High-Level Synthesis Flow
    Puranik, Sunil
    Barve, Mahesh
    Rodi, Swapnil
    Patrikar, Rajendra
    ELECTRONICS, 2023, 12 (03)
12345