共 50 条
- [44] PUNCH-THROUGH CONTROLLED SURFACE TO INCREASE BREAKDOWN VOLTAGE OF PLANAR P-N JUNCTIONS ACTA POLYTECHNICA SCANDINAVICA-PHYSICS INCLUDING NUCLEONICS SERIES, 1969, (63): : 5 - &
- [46] Behaviour of punch-through and non-punch-through insulated gate bipolar transistors under high temperature gate bias stress Proceedings of the IEEE-ISIE 2004, Vols 1 and 2, 2004, : 1035 - 1040
- [48] Punch-through effects in RF bulk LDMOS transistors 2007 SPANISH CONFERENCE ON ELECTRON DEVICES, PROCEEDINGS, 2007, : 344 - +
- [50] Foundation punch-through in clay with sand: centrifuge modelling GEOTECHNIQUE, 2017, 67 (10): : 870 - 889