ROLE OF TEST CHIPS IN COORDINATING LOGIC AND CIRCUIT-DESIGN AND LAYOUT AIDS FOR VLSI

被引：0
|
作者：
BUEHLER, MG [1 ]
LINHOLM, LW [1 ]
机构：
[1] NBS,WASHINGTON,DC 20234
来源：
SOLID STATE TECHNOLOGY | 1981年 / 24卷 / 09期
关键词：
Compilation and indexing terms; Copyright 2025 Elsevier Inc;
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
INTEGRATED CIRCUITS - Very Large Scale Integration
引用
收藏
页码：68 / 74
页数：7
相关论文
共 50 条
  • [31] CHARACTERIZATION OF GAAS-FET AND HEMT CHIPS AND PACKAGES FOR ACCURATE HYBRID CIRCUIT-DESIGN
    BRIDGE, JP
    LADBROOKE, PH
    HILL, AJ
    IEE PROCEEDINGS-H MICROWAVES ANTENNAS AND PROPAGATION, 1992, 139 (04) : 330 - 336
  • [32] THE DESIGN OF THE VLSI CIRCUIT LAYOUT PART 3. ANALYTICAL METHODS
    Nagorny, Zbigniew
    Kos, Andrzej
    INTERNATIONAL JOURNAL OF ELECTRONICS AND TELECOMMUNICATIONS, 2006, 52 (04) : 669 - 695
  • [33] VLSI design and implementation of an improved squaring circuit by combinational logic
    Abdel-Aty-Zohdy, HS
    Hiasat, AA
    THIRTY-FIRST ASILOMAR CONFERENCE ON SIGNALS, SYSTEMS & COMPUTERS, VOLS 1 AND 2, 1998, : 426 - 429
  • [34] MULTIPLE-VALUED LOGIC MODEL FOR COMPUTER-AIDED CIRCUIT-DESIGN
    SALEH, YA
    INTERNATIONAL JOURNAL OF ELECTRONICS, 1989, 67 (05) : 727 - 734
  • [35] APPLICATION OF THE GRAPH PLANARITY TEST IN COMPUTER-AIDED CIRCUIT-DESIGN
    SHRAMCHENKO, BL
    CYBERNETICS, 1989, 25 (02): : 177 - 184
  • [36] AN INTEGRATED, TECHNOLOGY-INDEPENDENT, HIGH-PERFORMANCE ARTWORK ANALYZER FOR VLSI CIRCUIT-DESIGN
    NELSON, BJ
    SHAND, M
    JOURNAL OF VLSI AND COMPUTER SYSTEMS, 1985, 1 (03): : 271 - 295
  • [37] THE DESIGN OF THE VLSI CIRCUIT LAYOUT - PART 1. STYLES, PHASES, PLACEMENT
    Nagorny, Zbigniew
    Kos, Andrzej
    INTERNATIONAL JOURNAL OF ELECTRONICS AND TELECOMMUNICATIONS, 2006, 52 (03) : 451 - 468
  • [38] Design of Low Power and High Speed VLSI Domino Logic Circuit
    Praveen, J.
    Aishwarya, Aishwarya
    Naik, Jagadish Venkatraman
    Kshithija
    Biradar, Mahesh
    PROCEEDINGS OF THE 2018 4TH INTERNATIONAL CONFERENCE ON APPLIED AND THEORETICAL COMPUTING AND COMMUNICATION TECHNOLOGY (ICATCCT - 2018), 2018, : 125 - 130
  • [39] MACHINE AIDS TO DESIGN OF CERAMIC SUBSTRATES CONTAINING INTEGRATED CIRCUIT CHIPS
    FARLOW, CW
    IEEE COMPUTER GROUP NEWS, 1970, 3 (03): : 68 - &
  • [40] MONOLITHIC OPTOELECTRONIC CIRCUIT-DESIGN AND FABRICATION BY EPITAXIAL-GROWTH ON COMMERCIAL VLSI GAAS-MESFETS
    SHENOY, KV
    FONSTAD, CG
    GROT, AC
    PSALTIS, D
    IEEE PHOTONICS TECHNOLOGY LETTERS, 1995, 7 (05) : 508 - 510
12345