ROLE OF TEST CHIPS IN COORDINATING LOGIC AND CIRCUIT-DESIGN AND LAYOUT AIDS FOR VLSI

被引：0

|

作者：

BUEHLER, MG ^{[1
]}

LINHOLM, LW ^{[1
]}

机构：

[1] NBS,WASHINGTON,DC 20234

来源：

SOLID STATE TECHNOLOGY | 1981年 / 24卷 / 09期

关键词：

Compilation and indexing terms; Copyright 2025 Elsevier Inc;

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

INTEGRATED CIRCUITS - Very Large Scale Integration

引用

收藏

页码：68 / 74

页数：7

相关论文

共 50 条

[1] MAGIC AS A PC LAYOUT TOOL FOR SMALL BUDGET VLSI CIRCUIT-DESIGN
BERKES, OG
WILLIAMS, RW
IEEE TRANSACTIONS ON EDUCATION, 1991, 34 (01) : 52 - 55
[2] CIRCUIT-DESIGN AIDS
FRASER, AG
BELL SYSTEM TECHNICAL JOURNAL, 1978, 57 (06): : 2233 - 2249
[3] CIRCUIT-DESIGN FOR NUCLEAR RADIATION TEST OF CMOS MULTIPLIER CHIPS
LIM, TS
MARTIN, RL
HUGHES, HL
IEEE CIRCUITS & DEVICES, 1986, 2 (05): : 29 - 33
[4] A STRUCTURED APPROACH FOR VLSI CIRCUIT-DESIGN
GU, J
SMITH, KF
COMPUTER, 1989, 22 (11) : 9 - 22
[5] CIRCUIT-DESIGN WITH PNEUMATIC LOGIC
GEAKE, AJ
ENGINEERING, 1980, 220 (10): : 1111 - 1113
[6] METHODOLOGY SPEEDS VLSI CIRCUIT-DESIGN CYCLES
FELLER, A
EDN, 1986, 31 (10) : 151 - &
[7] AN UNDERGRADUATE VLSI CMOS CIRCUIT-DESIGN LABORATORY
WILLIAMS, RW
IEEE TRANSACTIONS ON EDUCATION, 1991, 34 (01) : 47 - 51
[8] ALGORITHMS FOR OPERATION SCHEDULING IN VLSI CIRCUIT-DESIGN
CIVERA, P
MASERA, G
PICCININI, G
ZAMBONI, M
IEE PROCEEDINGS-G CIRCUITS DEVICES AND SYSTEMS, 1993, 140 (05): : 339 - 346
[9] VLSI CIRCUIT-DESIGN REACHES THE LEVEL OF ARCHITECTURAL DESCRIPTION
JOHNSON, SC
ELECTRONICS, 1984, 57 (09): : 121 - 128
[10] CIRCUIT-DESIGN PRINCIPLES FOR THE DESIGN OF LSI AND VLSI BIPOLAR MEMORIES
ORLIKOVSKII, AA
NEKLYUDOV, VA
SAVENKOV, VN
SERGEEV, AG
SOVIET MICROELECTRONICS, 1984, 13 (01): : 1 - 7

← 1 2 3 4 5 →