Lethargic Cache: A Low Leakage Direct Mapped Cache

被引：0

作者：

Mohamed, Nagm Eldin ^{[1
]}

Akaaboune, Adil ^{[2
]}

Botros, Nazeih ^{[1
]}

机构：

[1] Southern Illinois Univ, Dept ECE, Carbondale, IL 62901 USA

[2] Intel Corp, Folsom, CA 95630 USA

来源：

JOURNAL OF LOW POWER ELECTRONICS | 2007年 / 3卷 / 02期

关键词：

Gated Vdd; Stacking Effect; Very Deep Submicron (VDSM); Virtual Ground; Cache Line Index; Average Memory Access Time (AMAT);

D O I：

10.1166/jolpe.2007.122

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

This paper proposes special level-1 cache scheme that greatly decreases the growing leakage power proliferation in short channel cache memories based on gated supply voltage mechanism (gated-Vdd), 1 a commonly-known circuit technique used to control power supply to cache cells. The proposed scheme slashes 26% of the total leakage dissipated in a conventional baseline at the cost of marginal performance degradation and silicon die area.

引用

页码：119 / 123

页数：5

共 50 条

[1] OPTIMAL MAPPING IN DIRECT MAPPED CACHE ENVIRONMENTS
GAL, S
HOLLANDER, Y
ITAI, A
MATHEMATICAL PROGRAMMING, 1994, 63 (03) : 371 - 387
[2] OPTIMAL MAPPING IN DIRECT MAPPED CACHE ENVIRONMENTS
GAL, S
HOLLANDER, Y
ITAI, A
LECTURE NOTES IN COMPUTER SCIENCE, 1992, 601 : 91 - 102
[3] The direct-mapped instruction cache for ColdFire microprocessors
Tirumala, AS
Bibikar, VJ
INTERNATIONAL CONFERENCE ON COMPUTER DESIGN - VLSI IN COMPUTERS AND PROCESSORS, PROCEEDINGS, 1996, : 288 - 292
[4] Direct mapped cache performance modeling for sparse matrix operations
Doallo, R
Fraguela, BB
Zapata, EL
PROCEEDINGS OF THE SEVENTH EUROMICRO WORKSHOP ON PARALLEL AND DISTRIBUTED PROCESSING, PDP'99, 1999, : 331 - 338
[5] Low-leakage pipelined instruction cache design
Sun, Hanxin
Wang, Xiaoyin
Tong, Dong
Cheng, Xu
Beijing Daxue Xuebao (Ziran Kexue Ban)/Acta Scientiarum Naturalium Universitatis Pekinensis, 2008, 44 (01): : 55 - 61
[6] ReViCe: Reusing Victim Cache to Prevent Speculative Cache Leakage
Kim, Sungkeun
Mahmud, Farabi
Huang, Jiayi
Majumder, Pritam
Christou, Neophytos
Muzahid, Abdullah
Tsai, Chia-Che
Kim, Eun Jung
2020 IEEE SECURE DEVELOPMENT (SECDEV 2020), 2020, : 96 - 107
[7] An efficient direct mapped instruction cache for application-specific embedded systems
Zhang, CJ
2005 International Conference on Hardware/Software Codesign and System Synthesis, 2005, : 45 - 50
[8] A Software-Based Test Methodology for Direct-Mapped Data Cache
Lin, Yi-Cheng
Tsai, Yi-Ying
Lee, Kuen-Jong
Yen, Cheng-Wei
Chen, Chung-Ho
PROCEEDINGS OF THE 17TH ASIAN TEST SYMPOSIUM, 2008, : 363 - 368
[9] A method to derive the cache performance of irregular applications on machines with direct mapped caches
Scholtes, Carsten
INTERNATIONAL JOURNAL OF COMPUTATIONAL SCIENCE AND ENGINEERING, 2005, 1 (2-4) : 157 - 174
[10] Reducing Cache Leakage Energy for Hybrid SPM-Cache Architectures
Wen, Hao
zhang, Wei
2014 INTERNATIONAL CONFERENCE ON COMPILERS, ARCHITECTURE AND SYNTHESIS FOR EMBEDDED SYSTEMS (CASES), 2014,

← 1 2 3 4 5 →