Lethargic Cache: A Low Leakage Direct Mapped Cache

被引：0

作者：

Mohamed, Nagm Eldin ^{[1
]}

Akaaboune, Adil ^{[2
]}

Botros, Nazeih ^{[1
]}

机构：

[1] Southern Illinois Univ, Dept ECE, Carbondale, IL 62901 USA

[2] Intel Corp, Folsom, CA 95630 USA

来源：

JOURNAL OF LOW POWER ELECTRONICS | 2007年 / 3卷 / 02期

关键词：

Gated Vdd; Stacking Effect; Very Deep Submicron (VDSM); Virtual Ground; Cache Line Index; Average Memory Access Time (AMAT);

D O I：

10.1166/jolpe.2007.122

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

This paper proposes special level-1 cache scheme that greatly decreases the growing leakage power proliferation in short channel cache memories based on gated supply voltage mechanism (gated-Vdd), 1 a commonly-known circuit technique used to control power supply to cache cells. The proposed scheme slashes 26% of the total leakage dissipated in a conventional baseline at the cost of marginal performance degradation and silicon die area.

引用

页码：119 / 123

页数：5

共 50 条

[41] Testing Cache Side-channel Leakage
Basu, Tiyash
Chattopadhyay, Sudipta
10TH IEEE INTERNATIONAL CONFERENCE ON SOFTWARE TESTING, VERIFICATION AND VALIDATION WORKSHOPS - ICSTW 2017, 2017, : 51 - 60
[42] Reuse distance based cache leakage control
Zhao, Yulai
Li, Xianfeng
Tong, Dong
Cheng, Xu
HIGH PERFORMANCE COMPUTING - HIPC 2007, PROCEEDINGS, 2007, 4873 : 356 - 367
[43] Dirty-Block Tracking in a Direct-Mapped DRAM Cache with Self-Balancing Dispatch
Lee, Dongwoo
Lee, Sangheon
Ryu, Soojung
Choi, Kiyoung
ACM TRANSACTIONS ON ARCHITECTURE AND CODE OPTIMIZATION, 2017, 14 (02)
[44] A cache locking and direct cache access based network processing optimization method
State Key Laboratory of Computer Architecture, Institute of Computing Technology, Chinese Academy of Sciences, Beijing 100190, China
不详
不详
不详
Jisuanji Yanjiu yu Fazhan, 3 (681-690):
[45] Cooperative cache system: A low power cache system for embedded processors
Park, Gi-Ho
Lee, Kil-Whan
Han, Tack-Don
Kim, Shin-Dug
IEICE TRANSACTIONS ON ELECTRONICS, 2007, E90C (04) : 708 - 717
[46] 'CACHE-CACHE'
KENDIG, D
POET LORE, 1977, 72 (03): : 104 - 104
[47] Cache as Cache Can
Graham, Chuck
NATURAL HISTORY, 2020, 128 (04) : 48 - 48
[48] Low power cache architecture
Nakkar, Mouna
Ahmed, Nadia
6TH INTERNATIONAL WORKSHOP ON SYSTEM-ON-CHIP FOR REAL-TIME APPLICATIONS, PROCEEDINGS, 2006, : 1 - +
[49] Balanced instruction cache: Reducing conflict misses of direct-mapped caches through balanced subarray accesses
Department of Electrical and Computer Engineering, San Diego State University
IEEE Comput. Archit. Lett., 2006, 1 (2-5):
[50] Time-predictable task preemption for real-time systems with direct-mapped instruction cache
Kirner, Raimund
Puschner, Peter
10TH IEEE INTERNATIONAL SYMPOSIUM ON OBJECT AND COMPONENT-ORIENTED REAL-TIME DISTRIBUTED COMPUTING, PROCEEDINGS, 2007, : 87 - +

← 1 2 3 4 5 →