A method to derive the cache performance of irregular applications on machines with direct mapped caches

被引：1
|
作者：
Scholtes, Carsten [1 ]
机构：
[1] Univ Bayreuth, Fachgrp Informat, Univ 30, D-95447 Bayreuth, Germany
来源：
INTERNATIONAL JOURNAL OF COMPUTATIONAL SCIENCE AND ENGINEERING | 2005年 / 1卷 / 2-4期
关键词：
cache memories; irregular applications; prediction methods;
D O I：
10.1504/IJCSE.2005.009700
中图分类号：
TP39 [计算机的应用];
学科分类号：
081203 ; 0835 ;
摘要：
A probabilistic method is presented to derive the cache performance of irregular applications on machines with direct mapped caches from inspection of the source code. The method has been applied to analyse both a program to multiply a sparse matrix with a dense matrix and a program for the Cholesky-factorisation of a sparse matrix. The resulting predictions are compared with measurements of the respective programs.
引用
收藏
页码：157 / 174
页数：18
相关论文
共 16 条
  • [1] Selective victim caching: A method to improve the performance of direct-mapped caches
    Stiliadis, D
    Varma, A
    [J]. IEEE TRANSACTIONS ON COMPUTERS, 1997, 46 (05) : 603 - 610
  • [2] Cache modeling for real-time software: Beyond direct mapped instruction caches
    Li, YTS
    Malik, S
    Wolfe, A
    [J]. 17TH IEEE REAL-TIME SYSTEMS SYMPOSIUM, PROCEEDINGS, 1996, : 254 - 263
  • [3] A Graph Theoretic Approach to Cache-Conscious Placement of Data for Direct Mapped Caches
    Beg, Mirza
    van Beek, Peter
    [J]. ACM SIGPLAN NOTICES, 2010, 45 (08) : 113 - 120
  • [4] A probabilistic method for calculating hit ratios in direct mapped caches
    Rajaram, G
    Rajaraman, V
    [J]. JOURNAL OF NETWORK AND COMPUTER APPLICATIONS, 1996, 19 (03) : 309 - 319
  • [5] Balanced cache: Reducing conflict misses of direct-mapped caches through programmable decoders
    Zhang, Chuanjun
    [J]. 33RD INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHTIECTURE, PROCEEDINGS, 2006, : 155 - 166
  • [6] Direct mapped cache performance modeling for sparse matrix operations
    Doallo, R
    Fraguela, BB
    Zapata, EL
    [J]. PROCEEDINGS OF THE SEVENTH EUROMICRO WORKSHOP ON PARALLEL AND DISTRIBUTED PROCESSING, PDP'99, 1999, : 331 - 338
  • [7] Balanced instruction cache: Reducing conflict misses of direct-mapped caches through balanced subarray accesses
    Department of Electrical and Computer Engineering, San Diego State University
    [J]. IEEE Comput. Archit. Lett., 2006, 1 (2-5):
  • [8] A Method of Shared File Cache for File Clone Function to Improve I/O Performance for Virtual Machines
    Kamei, Hitoshi
    Yashiro, Osamu
    Nakamura, Takaki
    [J]. ELECTRONICS AND COMMUNICATIONS IN JAPAN, 2017, 100 (07) : 55 - 66
  • [9] High-Performance Vernier Machines with Halbach Array Permanent Magnets for Direct Drive Applications
    Allahyari, Arash
    Bostanci, Emine
    Mahmoudi, Amin
    [J]. MACHINES, 2023, 11 (05)
  • [10] A method for classification of surrounding rock based on the excavatability performance and adaptability of tunnel boring machines and its applications
    Liu, Jiawei
    Zhang, Sheng
    Chen, Zhao
    Yang, Zhanbiao
    Ji, Panjun
    Wei, Yonghui
    [J]. Meitiandizhi Yu Kantan/Coal Geology and Exploration, 2023, 51 (08): : 161 - 170
12