HIGH-SPEED PARALLEL VITERBI DECODING - ALGORITHM AND VLSI-ARCHITECTURE

被引：73
|
作者：
FETTWEIS, G [1 ]
MEYR, H [1 ]
机构：
[1] RHEIN WESTFAL TH AACHEN, ELECT ENGN, W-5100 AACHEN, GERMANY
来源：
IEEE COMMUNICATIONS MAGAZINE | 1991年 / 29卷 / 05期
关键词：
D O I：
10.1109/35.79382
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
[No abstract available]
引用
收藏
页码：46 / 55
页数：10
相关论文
共 50 条
  • [31] VLSI ARCHITECTURE FOR HIGH-SPEED RANK AND MEDIAN FILTERING
    ARAMBEPOLA, B
    ELECTRONICS LETTERS, 1988, 24 (18) : 1179 - 1180
  • [32] VLSI-Architecture for Enabling Multiple Parallel Associative Searches with Standard SRAM Macros
    Kumaki, Takeshi
    Imai, Yuta
    Koide, Tetsushi
    Mattausch, Hans Juergen
    2009 INTERNATIONAL SYMPOSIUM ON INTELLIGENT SIGNAL PROCESSING AND COMMUNICATION SYSTEMS (ISPACS 2009), 2009, : 45 - 48
  • [33] An Efficient In-Place VLSI Architecture for Viterbi Algorithm
    Yun-Nan Chang
    Journal of VLSI signal processing systems for signal, image and video technology, 2003, 33 (3): : 317 - 324
  • [34] VLSI Architecture for Configurable and Low-Complexity Design of Hard-Decision Viterbi Decoding Algorithm
    Putra, Rachmad Vidya Wicaksana
    Adiono, Trio
    JOURNAL OF ICT RESEARCH AND APPLICATIONS, 2016, 10 (01) : 57 - 75
  • [35] A High-Speed Viterbi Decoder
    Li, Qing
    Li, Xuan-zhong
    Jiang, Han-hong
    He, Wen-hao
    ICNC 2008: FOURTH INTERNATIONAL CONFERENCE ON NATURAL COMPUTATION, VOL 7, PROCEEDINGS, 2008, : 313 - +
  • [36] An efficient high-speed block turbo code decoding algorithm and hardware architecture design
    Yoo, K
    Shin, H
    Jung, Y
    Lee, J
    Kim, A
    SIPS 2003: IEEE WORKSHOP ON SIGNAL PROCESSING SYSTEMS: DESIGN AND IMPLEMENTATION, 2003, : 41 - 44
  • [37] A parallel Viterbi algorithm for low latency TBCC decoding
    Li, Huan
    Li, Yubai
    Wang, Jian
    Journal of Computational Information Systems, 2014, 10 (13): : 5513 - 5521
  • [38] A high-speed parallel architecture for stereo matching
    Park, Sungchan
    Jeong, Hong
    ADVANCES IN VISUAL COMPUTING, PT 1, 2006, 4291 : 334 - +
  • [39] High-speed parallel-prefix VLSI ling adders
    Dimitrakopoulos, G
    Nikolos, D
    IEEE TRANSACTIONS ON COMPUTERS, 2005, 54 (02) : 225 - 231
  • [40] A high-speed HMM VLSI module with block parallel processing
    Yoshizawa, S
    Miyanaga, Y
    Yoshida, N
    ELECTRONICS AND COMMUNICATIONS IN JAPAN PART III-FUNDAMENTAL ELECTRONIC SCIENCE, 2004, 87 (05): : 12 - 23
12345