HIGH-SPEED PARALLEL VITERBI DECODING - ALGORITHM AND VLSI-ARCHITECTURE

被引：73
|
作者：
FETTWEIS, G [1 ]
MEYR, H [1 ]
机构：
[1] RHEIN WESTFAL TH AACHEN, ELECT ENGN, W-5100 AACHEN, GERMANY
来源：
IEEE COMMUNICATIONS MAGAZINE | 1991年 / 29卷 / 05期
关键词：
D O I：
10.1109/35.79382
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
[No abstract available]
引用
收藏
页码：46 / 55
页数：10
相关论文
共 50 条
  • [41] A high-speed low-complexity VLSI SISO architecture
    Nabipoor, M.
    Khodaian, S. A.
    Sedaghati-Mokhtari, N.
    Fakhraie, S. M.
    Jamali, S. H.
    2006 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS, 2006, : 1512 - +
  • [42] Design of an efficient high-speed VLSI architecture for WLAN MODEM
    Ryu, S
    Eun, SY
    Sunwoo, MH
    40TH MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1 AND 2, 1998, : 1382 - 1385
  • [43] A high-speed VLSI fuzzy logic controller with pipeline architecture
    Huang, SH
    Lai, JY
    10TH IEEE INTERNATIONAL CONFERENCE ON FUZZY SYSTEMS, VOLS 1-3: MEETING THE GRAND CHALLENGE: MACHINES THAT SERVE PEOPLE, 2001, : 1054 - 1057
  • [44] An efficient reformulation based VLSI architecture for Adaptive Viterbi Decoding in wireless applications
    Gang, Y
    Arslan, T
    Erdogan, A
    2004 IEEE WORKSHOP ON SIGNAL PROCESSING SYSTEMS DESIGN AND IMPLEMENTATION, PROCEEDINGS, 2004, : 206 - 210
  • [45] High-speed turbo decoding algorithm and its implementation
    Choi, DG
    Lee, IG
    Jung, JW
    2004 9TH IEEE SINGAPORE INTERNATIONAL CONFERENCE ON COMMUNICATION SYSTEMS (ICCS), 2004, : 466 - 470
  • [46] Architecture of a high-rate VLSI Viterbi decoder
    Casseau, E
    Luthi, E
    ICECS 96 - PROCEEDINGS OF THE THIRD IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS, AND SYSTEMS, VOLS 1 AND 2, 1996, : 21 - 24
  • [47] Vlsi implementation of an area-efficient architecture for the Viterbi algorithm
    Cabrera, C
    Boo, M
    Bruguera, JD
    1997 IEEE INTERNATIONAL CONFERENCE ON ACOUSTICS, SPEECH, AND SIGNAL PROCESSING, VOLS I - V: VOL I: PLENARY, EXPERT SUMMARIES, SPECIAL, AUDIO, UNDERWATER ACOUSTICS, VLSI; VOL II: SPEECH PROCESSING; VOL III: SPEECH PROCESSING, DIGITAL SIGNAL PROCESSING; VOL IV: MULTIDIMENSIONAL SIGNAL PROCESSING, NEURAL NETWORKS - VOL V: STATISTICAL SIGNAL AND ARRAY PROCESSING, APPLICATIONS, 1997, : 623 - 626
  • [48] FSM based High Speed VLSI Architecture for DBUTVF Algorithm
    Vasanth, K.
    Vadiel, M.
    Kumar, Siva V. G.
    Ganesan, P.
    Ravi, C. N.
    Prasad, Thulasi S.
    2019 5TH INTERNATIONAL CONFERENCE ON ADVANCED COMPUTING & COMMUNICATION SYSTEMS (ICACCS), 2019, : 18 - 22
  • [49] Parallel Algorithm for Analysis of High-Speed Interconnects
    Paul, D.
    Nakhla, N. M.
    Achar, R.
    Nakhla, M. S.
    2008 IEEE-EPEP ELECTRICAL PERFORMANCE OF ELECTRONIC PACKAGING, 2008, : 177 - 180
  • [50] AN AREA-EFFICIENT PATH MEMORY STRUCTURE FOR VLSI IMPLEMENTATION OF HIGH-SPEED VITERBI DECODERS
    PAASKE, E
    PEDERSEN, S
    SPARSO, J
    INTEGRATION-THE VLSI JOURNAL, 1991, 12 (01) : 79 - 91
12345