MIXED LEVEL TEST-GENERATION FOR HIGH FAULT COVERAGE

被引：1

作者：

HUBNER, U ^{[1
]}

HINSEN, H ^{[1
]}

HOFEBAUER, M ^{[1
]}

VIERHAUS, HT ^{[1
]}

机构：

[1] GESELLSCH MATH & DATENVERARBEITUNG,EIS,W-5205 ST AUGUSTIN 1,GERMANY

来源：

MICROPROCESSING AND MICROPROGRAMMING | 1991年 / 32卷 / 1-5期

关键词：

Integrated Circuit Testing--Automatic Testing - Logic Devices--Gates;

D O I：

10.1016/0165-6074(91)90438-Y

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

Methods for test generation providing high fault coverage for non-trivial faults in CMOS circuits have been a subject of intense research for several years. By test generation from switch level netlists, a good fault coverage is possible also for circuits including structures like complex gates and transmission gates. However, a prohibitive amount of computer time is necessary for large designs. This paper describes an efficient combination of switch level and gate level test generation providing robust 2-pattern pairs via dynamic coupling of test generators.

引用

页码：791 / 796

页数：6

共 50 条

[31] A SWITCH-LEVEL TEST-GENERATION SYSTEM FOR SYNCHRONOUS AND ASYNCHRONOUS CIRCUITS
EINSPAHR, KL
SETH, SC
JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 1995, 6 (01): : 59 - 73
[32] FAULT SIMULATION AND TEST-GENERATION IN COMBINATIONAL-CIRCUITS USING ATOMIC DIGRAPHS
VILLAR, E
BRACHO, S
INTERNATIONAL JOURNAL OF ELECTRONICS, 1985, 59 (04) : 461 - 470
[33] A NEW FAULT INDEPENDENT TEST-GENERATION ALGORITHM FOR COMBINATIONAL LOGIC-CIRCUITS
OSMAN, MY
ALDEEB, MM
INTERNATIONAL JOURNAL OF ELECTRONICS, 1992, 73 (06) : 1321 - 1337
[34] PERFORMANCE TRADE-OFFS IN A PARALLEL TEST-GENERATION FAULT SIMULATION ENVIRONMENT
PATIL, S
BANERJEE, P
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1991, 10 (12) : 1542 - 1558
[35] A FUNCTIONAL-LEVEL TEST-GENERATION METHODOLOGY USING 2-LEVEL REPRESENTATIONS
DAVE, UJ
PATEL, JH
26TH ACM/IEEE DESIGN AUTOMATION CONFERENCE, 1989, : 722 - 725
[36] On the Fault Coverage of High-level Test Derivation Methods for Digital Circuits
Lopez, Jorge
Vinarsky, Evgeny
Laputenko, Andrey
2017 18TH INTERNATIONAL CONFERENCE OF YOUNG SPECIALISTS ON MICRO/NANOTECHNOLOGIES AND ELECTRON DEVICES (EDM), 2017, : 184 - 189
[37] TEST-GENERATION TO MINIMIZE ERROR MASKING
EDIRISOORIYA, G
ROBINSON, JP
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1993, 12 (04) : 540 - 549
[38] CONCURRENT TEST-GENERATION AND DESIGN FOR TESTABILITY
CHENG, KT
AGRAWAL, VD
1989 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-3, 1989, : 1935 - 1938
[39] APPLICATIONS OF SUFFICIENT PROTOCOL TEST-GENERATION
CHUNG, A
SIDHU, D
PROTOCOL TEST SYSTEMS, V, 1993, 11 : 219 - 228
[40] Fault-Independent Test-Generation for Software-Based Self-Testing
Georgiou, Panagiotis
Kavousianos, Xrysovalantis
Cantoro, Riccardo
Reorda, Matteo Sonza
2018 IEEE 24TH INTERNATIONAL SYMPOSIUM ON ON-LINE TESTING AND ROBUST SYSTEM DESIGN (IOLTS 2018), 2018, : 79 - 84

← 1 2 3 4 5 →