MIXED LEVEL TEST-GENERATION FOR HIGH FAULT COVERAGE

被引：1

作者：

HUBNER, U ^{[1
]}

HINSEN, H ^{[1
]}

HOFEBAUER, M ^{[1
]}

VIERHAUS, HT ^{[1
]}

机构：

[1] GESELLSCH MATH & DATENVERARBEITUNG,EIS,W-5205 ST AUGUSTIN 1,GERMANY

来源：

MICROPROCESSING AND MICROPROGRAMMING | 1991年 / 32卷 / 1-5期

关键词：

Integrated Circuit Testing--Automatic Testing - Logic Devices--Gates;

D O I：

10.1016/0165-6074(91)90438-Y

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

Methods for test generation providing high fault coverage for non-trivial faults in CMOS circuits have been a subject of intense research for several years. By test generation from switch level netlists, a good fault coverage is possible also for circuits including structures like complex gates and transmission gates. However, a prohibitive amount of computer time is necessary for large designs. This paper describes an efficient combination of switch level and gate level test generation providing robust 2-pattern pairs via dynamic coupling of test generators.

引用

页码：791 / 796

页数：6

共 50 条

[21] IMPROVED TEST-GENERATION FOR HIGH-ACTIVITY CIRCUITS
SALUJA, K
KIM, K
IEEE DESIGN & TEST OF COMPUTERS, 1990, 7 (04): : 26 - 31
[22] APPLICATION OF FAULT FOLDING IN TEST-GENERATION FOR LOGIC-CIRCUITS - COMMENTS
AGARWAL, VK
DIGITAL PROCESSES, 1980, 6 (01): : 105 - 109
[23] TEST-GENERATION FOR PROCESSING CONTROL
CHIPULIS, VP
AUTOMATION AND REMOTE CONTROL, 1992, 53 (10) : 1623 - 1630
[24] Fault coverage and fault efficiency of transistor shorts using gate-level simulation and test generation
Higami, Yoshinobu
Saluja, Kewal K.
Takahashi, Hiroshi
Takamatsu, Yuzo
20TH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS: TECHNOLOGY CHALLENGES IN THE NANOELECTRONICS ERA, 2007, : 781 - +
[25] TEST-GENERATION FOR CURRENT TESTING
NIGH, P
MALY, W
IEEE DESIGN & TEST OF COMPUTERS, 1990, 7 (01): : 26 - 38
[26] ON THE ACCELERATION OF TEST-GENERATION ALGORITHMS
FUJIWARA, H
SHIMONO, T
IEEE TRANSACTIONS ON COMPUTERS, 1983, 32 (12) : 1137 - 1144
[27] Automatic test-generation for predicates
Paradkar, A
Tai, KC
Vouk, MA
IEEE TRANSACTIONS ON RELIABILITY, 1996, 45 (04) : 515 - 530
[28] A TOOL FOR HIERARCHICAL TEST-GENERATION
KRUGER, G
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1991, 10 (04) : 519 - 524
[29] AUTOMATIC SOFTWARE TEST-GENERATION
CAMUFFO, M
MAIOCCHI, M
MORSELLI, M
INFORMATION AND SOFTWARE TECHNOLOGY, 1990, 32 (05) : 337 - 346
[30] A PROTOCOL TEST-GENERATION PROCEDURE
SABNANI, K
DAHBURA, A
COMPUTER NETWORKS AND ISDN SYSTEMS, 1988, 15 (04): : 285 - 297

← 1 2 3 4 5 →