DESIGN OF MULTILEVEL SYSTOLIC ARRAYS

被引：0
|
作者：
TIUNCHIK, AA
机构：
来源：
DOKLADY AKADEMII NAUK BELARUSI | 1994年 / 38卷 / 04期
关键词：
D O I：
暂无
中图分类号：
O [数理科学和化学]; P [天文学、地球科学]; Q [生物科学]; N [自然科学总论];
学科分类号：
07 ; 0710 ; 09 ;
摘要：
A general systematic approach to the design of the systolic arrays (SAs) of different types (bit-level SAs, fixed-size SAs, and SAs for iterative algorithms) is proposed. The proposed approach allows some new types of SAs to be obtained and the set of their configurations to be increased.
引用
收藏
页码：16 / 18
页数：3
相关论文
共 50 条
  • [31] A design and implementation of reconfigurable architecture for neural networks based on systolic arrays
    Wang, Qin
    Li, Ang
    Li, Zhancai
    Wan, Yong
    ADVANCES IN NEURAL NETWORKS - ISNN 2006, PT 3, PROCEEDINGS, 2006, 3973 : 1328 - 1333
  • [32] Integrated MAC-based Systolic Arrays: Design and Performance Evaluation
    Devi, Dantu Nandini
    Kumar, Gandi Ajay
    Gowda, Bindu
    Rao, Madhav
    PROCEEDING OF THE GREAT LAKES SYMPOSIUM ON VLSI 2024, GLSVLSI 2024, 2024, : 292 - 295
  • [33] TECHNIQUE FOR THE DESIGN OF SYSTOLIC ARRAYS WITH BIT-LEVEL PIPELINING.
    Madan, B.B.
    Parker, S.R.
    Zubair, M.
    1600, (06):
  • [34] THE DESIGN OF CONCURRENT ERROR DIAGNOSABLE SYSTOLIC ARRAYS FOR BAND MATRIX MULTIPLICATIONS
    CHAN, SW
    WEY, CL
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1988, 7 (01) : 21 - 37
  • [35] AUTOMATIC DESIGN AND PARTITIONING OF SYSTOLIC WAVE-FRONT ARRAYS FOR VLSI
    NELIS, HW
    DEPRETTERE, EF
    CIRCUITS SYSTEMS AND SIGNAL PROCESSING, 1988, 7 (02) : 235 - 252
  • [36] Processor clustering for the design of optimal fixed-size systolic arrays
    Bu, Jichun
    Deprettere, Ed F.
    International Workshop on Algorithms and Parallel VLSI Architectures, 1991,
  • [37] ON THE VLSI DESIGN OF A PIPELINE REED-SOLOMON DECODER USING SYSTOLIC ARRAYS
    SHAO, HM
    REED, IS
    IEEE TRANSACTIONS ON COMPUTERS, 1988, 37 (10) : 1273 - 1280
  • [38] Design and Implementation of an NoC-Based Convolution Architecture With GEMM and Systolic Arrays
    Ortega-Cisneros, S.
    IEEE EMBEDDED SYSTEMS LETTERS, 2024, 16 (01) : 49 - 52
  • [39] Automatic latency-optimal design of FPGA-based systolic arrays
    Nash, JG
    10TH ANNUAL IEEE SYMPOSIUM ON FIELD-PROGRAMMABLE CUSTOM COMPUTING MACHINES, PROCEEDINGS, 2002, : 299 - 300
  • [40] THE USE OF DATA DEPENDENCE GRAPHS IN THE DESIGN OF BIT-LEVEL SYSTOLIC ARRAYS
    MCCANNY, JV
    MCWHIRTER, JG
    KUNG, SY
    IEEE TRANSACTIONS ON ACOUSTICS SPEECH AND SIGNAL PROCESSING, 1990, 38 (05): : 787 - 793
12345