FAULT TESTING AND DIAGNOSIS IN COMBINATIONAL DIGITAL CIRCUITS

被引：51

|

作者：

KAUTZ, WH

机构：

来源：

IEEE TRANSACTIONS ON COMPUTERS | 1968年 / C 17卷 / 04期

关键词：

D O I：

10.1109/TC.1968.229394

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

引用

收藏

页码：352 / +

页数：1

相关论文

共 50 条

[31] MULTIPLE FAULT DETECTION FOR COMBINATIONAL LOGIC CIRCUITS
YAU, SS
YANG, SC
IEEE TRANSACTIONS ON COMPUTERS, 1975, C 24 (03) : 233 - 242
[32] CONTROLLABILITY AND FAULT OBSERVABILITY IN MODULAR COMBINATIONAL CIRCUITS
CERNY, E
IEEE TRANSACTIONS ON COMPUTERS, 1978, 27 (10) : 896 - 903
[33] Symbolic fault modelling of MOS combinational circuits
Petkovic, PM
Milovanovic, DP
Litovski, VB
MICROELECTRONICS RELIABILITY, 1997, 37 (01) : 137 - 157
[34] DIAGNOSIS OF MULTIPLE FAULTS IN COMBINATIONAL CIRCUITS
KAJITANI, K
TEZUKA, Y
KASAHARA, Y
ELECTRONICS & COMMUNICATIONS IN JAPAN, 1969, 52 (04): : 123 - +
[35] Model for Transient Fault Susceptibility of Combinational Circuits
Martin Omaña
Daniele Rossi
Cecilia Metra
Journal of Electronic Testing, 2004, 20 : 501 - 509
[36] FAULT FOLDING FOR IRREDUNDANT AND REDUNDANT COMBINATIONAL CIRCUITS
TO, K
IEEE TRANSACTIONS ON COMPUTERS, 1973, C-22 (11) : 1008 - 1015
[37] Transistor fault model for nMOS combinational circuits
Ismaeel, Asad A., 1600, (22):
[38] Diagnosis of single gate delay faults in combinational circuits using delay fault simulation
Takahashi, H
Boateng, KO
Takamatsu, S
SEVENTH ASIAN TEST SYMPOSIUM (ATS'98), PROCEEDINGS, 1998, : 108 - 112
[39] ACCELERATED FAULT SIMULATION AND FAULT GRADING IN COMBINATIONAL-CIRCUITS
ANTREICH, KJ
SCHULZ, MH
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1987, 6 (05) : 704 - 712
[40] NEW APPROACH TO FAULT LOCATION OF COMBINATIONAL CIRCUITS
SU, SYH
CHO, YC
IEEE TRANSACTIONS ON COMPUTERS, 1972, C 21 (01) : 21 - +

← 1 2 3 4 5 →