HIGH-SPEED INTERLACED WRITE AND READ-ONLY OPERATION OF A PLATED-WIRE MEMORY SYSTEM

被引：2
|
作者：
WAABEN, S
机构：
来源：
IEEE TRANSACTIONS ON COMPUTERS | 1968年 / C 17卷 / 11期
关键词：
D O I：
10.1109/TC.1968.226465
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
引用
收藏
页码：1062 / +
页数：1
相关论文
共 50 条
  • [41] HIGH-SPEED READ WRITE TECHNIQUES FOR ADVANCED PRINTING AND DATA HANDLING - BEISER,L
    不详
    [J]. LASER FOCUS-ELECTRO-OPTICS, 1984, 20 (01): : 158 - 159
  • [42] HIGH-SPEED DIRECT WRITE ELECTRON-BEAM SYSTEM
    URA, F
    RISSMAN, P
    [J]. PROCEEDINGS OF THE SOCIETY OF PHOTO-OPTICAL INSTRUMENTATION ENGINEERS, 1982, 333 : 89 - 93
  • [43] Progress report on the development of the plated- wire memory. A DRO high- speed system- 1
    IHARA H
    HABA Y
    HOSODA K
    UEKI I
    [J]. NEC Research and Development, 1971, (23): : 30 - 40
  • [44] A FAULT-TOLERANT ASSOCIATIVE MEMORY WITH HIGH-SPEED OPERATION
    BERGH, H
    ENELAND, J
    LUNDSTROM, LE
    [J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1990, 25 (04) : 912 - 919
  • [45] A new memory element based on silicon nanoclusters in a ZrO2 insulator with a high permittivity for electrically erasable read-only memory
    Gritsenko, VA
    Nasyrov, KA
    Gritsenko, DV
    Novikov, YN
    Aseev, AL
    Lee, JH
    Lee, JW
    Kim, CW
    [J]. SEMICONDUCTORS, 2005, 39 (06) : 716 - 721
  • [46] A new memory element based on silicon nanoclusters in a ZrO2 insulator with a high permittivity for electrically erasable read-only memory
    V. A. Gritsenko
    K. A. Nasyrov
    D. V. Gritsenko
    Yu. N. Novikov
    A. L. Aseev
    J. H. Lee
    J. -W. Lee
    C. W. Kim
    [J]. Semiconductors, 2005, 39 : 716 - 721
  • [47] ANALYSIS OF DEFLECTING SYSTEM OPERATION FOR A HIGH-SPEED PHOTOCHRONOGRAPH
    KOLESOV, GV
    KORZHENEVICH, IM
    LEBEDEV, VB
    KALININ, AV
    [J]. MEASUREMENT TECHNIQUES USSR, 1985, 28 (03): : 222 - 226
  • [48] NEW COOLING SYSTEM FOR HIGH-SPEED WIRE DRAWING.
    Nakamura, Y.
    Kawakami, H.
    Fujita, T.
    Yamada, Y.
    [J]. 1600, (09):
  • [49] High density high performance cell for 4M bit full feature electrically erasable/programmable read-only memory
    [J]. Arima, Hideaki, 1600, (30):
  • [50] High-Speed and Low-Leakage FinFET SRAM Cell with Enhanced Read and Write Voltage Margins
    Salahuddin, Shairfe Muhammad
    Kursun, Volkan
    [J]. 2014 14TH INTERNATIONAL SYMPOSIUM ON INTEGRATED CIRCUITS (ISIC), 2014, : 312 - 315
12345