HIGH-SPEED INTERLACED WRITE AND READ-ONLY OPERATION OF A PLATED-WIRE MEMORY SYSTEM

被引：2

|

作者：

WAABEN, S

机构：

来源：

IEEE TRANSACTIONS ON COMPUTERS | 1968年 / C 17卷 / 11期

关键词：

D O I：

10.1109/TC.1968.226465

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

引用

收藏

页码：1062 / +

页数：1

相关论文

共 50 条

[1] HIGH-SPEED PLATED WIRE READ-ONLY MEMORY
SAITOH, K
TAKABA, T
OGUMA, S
EGUCHI, N
NAKAMURA, H
[J]. NEC RESEARCH & DEVELOPMENT, 1972, (27): : 50 - 62
[2] HIGH-SPEED INTERLACED DRO AND NDRO OPERATION OF A PLATED-WIRE MEMORY SYSTEM
FINCH, TR
WAABEN, S
[J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1968, SC 3 (01) : 41 - &
[3] HIGH-SPEED PLATED WIRE READ-ONLY MEMORY.
Saitoh, Koichi
Takaha, Toshio
Oguma, Shizuka
Eguchi, Nobuhiko
Nakamura, Hajime
[J]. NEC Research and Development, 1972, 27 : 50 - 62
[4] HIGH-SPEED PLATED-WIRE MEMORY SYSTEM
WAABEN, S
[J]. IEEE TRANSACTIONS ON ELECTRONIC COMPUTERS, 1967, EC16 (03): : 335 - +
[5] HIGH-SPEED DRO PLATED-WIRE MEMORY SYSTEM
FINCH, TR
WAABEN, S
[J]. IEEE TRANSACTIONS ON MAGNETICS, 1966, MAG2 (03) : 529 - &
[6] HIGH-SPEED LOW-COST READ-ONLY MEMORY
BROWN, CA
CORNWELL, GF
[J]. ELECTRONICS LETTERS, 1971, 7 (21) : 644 - &
[7] DESIGN CONSIDERATIONS FOR A HIGH-SPEED BIPOLAR READ-ONLY MEMORY
BARRETT, JC
BERGH, A
HORNAK, T
PRICE, JE
[J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1970, SC 5 (05) : 196 - &
[8] PROGRESS REPORT ON DEVELOPMENT OF PLATED-WIRE MEMORY .1. DRO HIGH-SPEED SYSTEM
IHARA, H
HABA, Y
UEKI, I
HOSODA, K
[J]. NEC RESEARCH & DEVELOPMENT, 1971, (23): : 30 - &
[9] WRITE-NOISE RELAXATION IN A PLATED-WIRE MEMORY
BIRKNER, JM
[J]. IEEE TRANSACTIONS ON MAGNETICS, 1971, MAG7 (03) : 505 - &
[10] FLEXIBLE READ-ONLY READ/WRITE MEMORY PARTITION.
Patzer, W.J.
[J]. 1600, (15):

← 1 2 3 4 5 →