AN EFFICIENT, PARALLEL-SYMMETRIC THINNING ALGORITHM AND ITS HARDWARE IMPLEMENTATION

被引:0
|
作者
BOURBAKIS, NG
JANG, W
机构
[1] COMP TECHNOL INST,PATRAS,GREECE
[2] GEORGE MASON UNIV,DEPT ELECT & COMP ENGN,FAIRFAX,VA 22030
来源
MICROPROCESSING AND MICROPROGRAMMING | 1988年 / 23卷 / 1-5期
关键词
COMPUTER HARDWARE;
D O I
10.1016/0165-6074(88)90342-0
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
This paper presents an efficient, parallel-symmetric thinning algorithm (PSTA), which is a modification of the one-pass thinning algorithm (OPTA), and its hardware implementation. The OPTA algorithm is applied on raster scanned binary images, using a set of 10 thinning patterns of 3 multiplied by 3 and 3 multiplied by 4 predefined elements, and produces the skeleton of their objects. The OPTA hardware implementation has been done using a combinatorial circuit. Both the PSTA and OPTA algorithms are implemented sequentially in software for comparison purpose in accuracy (using ideal skeletons), memory requirements and execution time. The hardware implementation of the PSTA is also provided using a 2-D hardware processing array.
引用
收藏
页码:115 / 121
页数:7
相关论文
共 50 条
  • [31] Neural implementation of one-step parallel thinning algorithm
    Lee, Jin-Ho, 1600, ASME, New York, NY, United States (04):
  • [32] A Parallel Yet Pipelined Architecture for Efficient Implementation of the Advanced Encryption Standard Algorithm on Reconfigurable Hardware
    Nedjah, Nadia
    Mourelle, Luiza de Macedo
    Wang, Chao
    INTERNATIONAL JOURNAL OF PARALLEL PROGRAMMING, 2016, 44 (06) : 1102 - 1117
  • [33] A Parallel Yet Pipelined Architecture for Efficient Implementation of the Advanced Encryption Standard Algorithm on Reconfigurable Hardware
    Nadia Nedjah
    Luiza de Macedo Mourelle
    Chao Wang
    International Journal of Parallel Programming, 2016, 44 : 1102 - 1117
  • [34] An area efficient FFT and its hardware implementation
    Sharma, Manoj
    Mehra, Shivam Kumar
    Goyal, Vishal
    JOURNAL OF INFORMATION & OPTIMIZATION SCIENCES, 2022, 43 (03): : 505 - 511
  • [35] ADAPTIVE THRESHOLDING ALGORITHM AND ITS HARDWARE IMPLEMENTATION
    YANG, JD
    CHEN, YS
    HSU, WH
    PATTERN RECOGNITION LETTERS, 1994, 15 (02) : 141 - 150
  • [36] Backlog-aware crossbar schedulers: A new algorithm and its efficient hardware implementation
    Chrysos, Nikos
    Dimitrakopoulos, Giorgos
    16TH ANNUAL IEEE SYMPOSIUM ON HIGH-PERFORMANCE INTERCONNECTS, PROCEEDINGS, 2008, : 67 - 74
  • [37] Hough Transform algorithm for three-dimensional segment extraction and its parallel hardware implementation
    Meribout, M
    Nakanishi, M
    Hosoya, E
    Ogura, T
    COMPUTER VISION AND IMAGE UNDERSTANDING, 2000, 78 (02) : 177 - 205
  • [38] Scalable Hardware Efficient Architecture for Parallel FIR Filters with Symmetric Coefficients
    Ye, Jinghao
    Yanagisawa, Masao
    Shi, Youhua
    ELECTRONICS, 2022, 11 (20)
  • [39] An Efficient Hardware Implementation of Canny Edge Detection Algorithm
    Sangeetha, D.
    Deepa, P.
    2016 29TH INTERNATIONAL CONFERENCE ON VLSI DESIGN AND 2016 15TH INTERNATIONAL CONFERENCE ON EMBEDDED SYSTEMS (VLSID), 2016, : 457 - 462
  • [40] Efficient Fast Updated Frequent Pattern Tree Algorithm and Its Parallel Implementation
    Lv, Detao
    Fu, Bo
    Sun, Xiao
    Qiu, Hang
    Liu, Xiaobing
    Zhang, Yanlong
    2017 2ND INTERNATIONAL CONFERENCE ON IMAGE, VISION AND COMPUTING (ICIVC 2017), 2017, : 970 - 974