AN EFFICIENT, PARALLEL-SYMMETRIC THINNING ALGORITHM AND ITS HARDWARE IMPLEMENTATION

被引:0
|
作者
BOURBAKIS, NG
JANG, W
机构
[1] COMP TECHNOL INST,PATRAS,GREECE
[2] GEORGE MASON UNIV,DEPT ELECT & COMP ENGN,FAIRFAX,VA 22030
来源
MICROPROCESSING AND MICROPROGRAMMING | 1988年 / 23卷 / 1-5期
关键词
COMPUTER HARDWARE;
D O I
10.1016/0165-6074(88)90342-0
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
This paper presents an efficient, parallel-symmetric thinning algorithm (PSTA), which is a modification of the one-pass thinning algorithm (OPTA), and its hardware implementation. The OPTA algorithm is applied on raster scanned binary images, using a set of 10 thinning patterns of 3 multiplied by 3 and 3 multiplied by 4 predefined elements, and produces the skeleton of their objects. The OPTA hardware implementation has been done using a combinatorial circuit. Both the PSTA and OPTA algorithms are implemented sequentially in software for comparison purpose in accuracy (using ideal skeletons), memory requirements and execution time. The hardware implementation of the PSTA is also provided using a 2-D hardware processing array.
引用
收藏
页码:115 / 121
页数:7
相关论文
共 50 条
  • [21] Parallel algorithm for hardware implementation of inverse halftoning
    Siddiqi, UF
    Sait, SM
    Farooqui, AA
    2005 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), VOLS 1-6, CONFERENCE PROCEEDINGS, 2005, : 2377 - 2380
  • [22] Efficient algorithm for automatic road sign recognition and its hardware implementation
    Souani, Chokri
    Faiedh, Hassene
    Besbes, Kamel
    JOURNAL OF REAL-TIME IMAGE PROCESSING, 2014, 9 (01) : 79 - 93
  • [23] A Categorical Data Clustering Algorithm and Its Efficient Parallel Implementation
    Ding, Xiangwu
    Tan, Jia
    Wang, Mei
    PROCEEDINGS OF 2016 5TH INTERNATIONAL CONFERENCE ON COMPUTER SCIENCE AND NETWORK TECHNOLOGY (ICCSNT), 2016, : 224 - 228
  • [24] A NEW PARALLEL SORTING ALGORITHM AND ITS EFFICIENT VLSI IMPLEMENTATION
    DEY, S
    SRIMANI, PK
    COMPUTER JOURNAL, 1990, 33 (03): : 241 - 246
  • [25] A parallel algorithm for the diagonalization of symmetric matrices and its neural network implementation.
    Lew, S
    Cernuschi-Frías, B
    LATIN AMERICAN APPLIED RESEARCH, 2000, 30 (02) : 81 - 85
  • [26] A NEW EFFICIENT SCRAMBLING ALGORITHM FOR SECURE SPEECH COMMUNICATIONS AND ITS HARDWARE IMPLEMENTATION
    LEE, LS
    GER, CC
    CHINGSUNCHANG
    COMPUTER NETWORKS AND ISDN SYSTEMS, 1982, 6 (03): : 231 - 231
  • [27] Research on High Speed and Hardware Efficient Parallel Blind Equalization and Its FPGA Implementation
    Wang A.-H.
    Che W.
    Fang J.-H.
    Meng E.-T.
    Beijing Ligong Daxue Xuebao/Transaction of Beijing Institute of Technology, 2019, 39 (11): : 1192 - 1197
  • [28] PARALLEL IMPLEMENTATION OF A FAST THINNING ALGORITHM USING IMAGE COMPRESSION
    HAYAT, L
    NAQVI, A
    SANDLER, MB
    IEE PROCEEDINGS-I COMMUNICATIONS SPEECH AND VISION, 1991, 138 (06): : 615 - 620
  • [29] PARALLEL HARDWARE IMPLEMENTATION OF KOHONEN ALGORITHM WITH AN ACTIVE MEDIUM
    RUWISCH, D
    BODE, M
    PURWINS, HG
    NEURAL NETWORKS, 1993, 6 (08) : 1147 - 1157
  • [30] Parallel optimized method and hardware implementation of SURF algorithm
    Opto-Electronic Information Technology Department, Shenyang Institute of Automation, Chinese Academy of Sciences, Shenyang
    110016, China
    不详
    110016, China
    不详
    Liaoning Province
    110016, China
    不详
    100049, China
    Jisuanji Fuzhu Sheji Yu Tuxingxue Xuebao, 2 (256-263):