RULES CHECKER MAKES LOGIC SIMULATION MORE ACCURATE

被引:0
|
作者
GOERING, R
机构
来源
COMPUTER DESIGN | 1987年 / 26卷 / 21期
关键词
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
引用
收藏
页码:37 / 38
页数:2
相关论文
共 50 条
  • [21] An efficient logic equivalence checker for industrial circuits
    Park, J
    Pixley, C
    Burns, M
    Cho, HW
    JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 2000, 16 (1-2): : 91 - 106
  • [22] A Temporal Logic Extension of the RISCAL Model Checker
    Schreiner, Wolfgang
    Suetoe, Agoston
    IPSI BGD TRANSACTIONS ON INTERNET RESEARCH, 2023, 19 (01): : 41 - 46
  • [23] An Efficient Logic Equivalence Checker for Industrial Circuits
    Jaehong Park
    Carl Pixley
    Michael Burns
    Hyunwoo Cho
    Journal of Electronic Testing, 2000, 16 : 91 - 106
  • [24] Accurate logic simulation by overcoming the unknown value propagation problem
    Kang, SH
    Szygenda, SA
    SIMULATION-TRANSACTIONS OF THE SOCIETY FOR MODELING AND SIMULATION INTERNATIONAL, 2003, 79 (02): : 59 - 68
  • [25] DDTF IMPROVEMENTS FOR MORE ACCURATE SPACE DOCKING SIMULATION
    GRIMBERT, D
    NOIRAULT, P
    MARCHAL, P
    PETITJEAN, L
    SECOND EUROPEAN IN-ORBIT OPERATIONS TECHNOLOGY SYMPOSIUM, 1989, 297 : 239 - 244
  • [26] Hard sample mining makes person re-identification more efficient and accurate
    Chen, Kezhou
    Chen, Yang
    Han, Chuchu
    Sang, Nong
    Gao, Changxin
    NEUROCOMPUTING, 2020, 382 (259-267) : 259 - 267
  • [27] Multi-body simulation makes wind power more controllable
    Konstruktion, 2010, (7-8): : 28 - 29
  • [28] NEW ACCURATE HOME STAND POSITION CHECKER FOR ROBOTS
    GORMAN, T
    GLEW, D
    INDUSTRIAL ROBOT, 1995, 22 (03): : 33 - 34
  • [29] An efficient model checker based on the axiomatization of propositional temporal logic in rewriting logic
    Rebaiaia, ML
    Jaam, JM
    Hasnah, AM
    ICECS 2003: PROCEEDINGS OF THE 2003 10TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS, VOLS 1-3, 2003, : 866 - 869
  • [30] An efficient model checker based on the axiomatization of propositional temporal logic in rewriting logic
    1600, Emirates Telecommunications Corporation (ETISALAT); Etisalat College of Engineering (ECE); IEEE Circuits and Systems Society (CAS); Institute of Electrical and Electronics Engineers (IEEE); University of Sharjah (UOS) (Institute of Electrical and Electronics Engineers Inc., United States):