DUAL-GATE OPERATION AND VOLUME INVERSION IN N-CHANNEL SOI MOSFETS

被引：54
|
作者：
VENKATESAN, S
NEUDECK, GW
PIERRET, RF
机构：
[1] School of Electrical Engineering, Purdue University, West Lafayette, IN.
来源：
IEEE ELECTRON DEVICE LETTERS | 1992年 / 13卷 / 01期
关键词：
D O I：
10.1109/55.144946
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
The effects of volume inversion in thin-film short-channel SOI MOSFET's and the efficacy of dual-gate operation in enhancing their device performance have been analyzed using two-dimensional device simulations and one-dimensional analytical computations. The analyses have been restricted to the strong inversion regime, which is the practically useful region of operation of the SOI MOSFET's. In this region, the analyses suggest that when compared at constant V(G) - V(T) values, the dual-channel. volume inverted devices do not offer significant current-enhancement advantages, other than that expected from the second channel, over the conventional single-channel devices for silicon thicknesses in the 0.1-mu-m range.
引用
收藏
页码：44 / 46
页数：3
相关论文
共 50 条
  • [31] THRESHOLD VOLTAGE SHIFT OF N-CHANNEL SI-GATE MOSFETS
    HORIUCHI, S
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 1975, 22 (11) : 1038 - 1043
  • [32] Comparison between nonlinear characteristics of N-channel and P-channel FD SOI MOSFETs
    Conde, JE
    Cerdeira, A
    Flandre, D
    ICCDCS 2004: Fifth International Caracas Conference on Devices, Circuits and Systems, 2004, : 122 - 125
  • [33] Effective Normal Field of Average Inversion Layer for InGaAs n-channel MOSFETs
    Goto, Yuta
    Hiroki, Akira
    Matsuda, Akihiro
    2015 IEEE INTERNATIONAL MEETING FOR FUTURE OF ELECTRON DEVICES, KANSAI (IMFEDK), 2015,
  • [34] OFF-STATE GATE CURRENT IN N-CHANNEL MOSFETS WITH NITRIDED OXIDE GATE DIELECTRICS
    WU, AT
    LEE, SW
    MURALI, V
    GARNER, M
    IEEE ELECTRON DEVICE LETTERS, 1990, 11 (11) : 499 - 501
  • [35] Profiling and comparison of internal electrical environments of p and n-channel SOI MOSFETs.
    Mody, J
    Venkatachalam, A
    Rodrigues, O
    Jambulingam, S
    Ghosh, P
    2003 IEEE CONFERENCE ON ELECTRON DEVICES AND SOLID-STATE CIRCUITS, 2003, : 259 - 262
  • [36] Characterization of distribution of trap states in silicon-on-insulator layers by front-gate characteristics in n-channel SOI MOSFETs
    Kajiwara, Kenji
    Nakajima, Yoshikata
    Hanajiri, Tatsuro
    Toyabe, Toru
    Sugano, Takuo
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2008, 55 (07) : 1702 - 1707
  • [37] Off-state gate current in n-channel MOSFETs with nitrided oxide gate dielectrics
    Wu, Albert T., 1600, (11):
  • [38] DUAL-GATE MOSFETs FOR uhf AND vhf APPLICATIONS.
    Houthoff, J.
    Uittenbogaard, T.H.
    Electronic components & applications, 1982, 5 (01): : 46 - 55
  • [39] Inversion Layer Properties of ⟨110⟩ Uniaxially Strained Silicon n-Channel MOSFETs
    Rahman, Samia Nawar
    Faraby, Hasan Mohammad
    Rahman, Md Manzur
    Huda, Md Quamrul
    Haque, Anisul
    PROCEEDINGS OF ICECE 2008, VOLS 1 AND 2, 2008, : 438 - +
  • [40] Aspect ratio calculation in n-channel MOSFETs with a gate-enclosed layout
    Giraldo, A
    Paccagnella, A
    Minzoni, A
    SOLID-STATE ELECTRONICS, 2000, 44 (06) : 981 - 989
12345