SUBTHRESHOLD CHARACTERISTICS OF FULLY DEPLETED SUBMICROMETER SOI MOSFETS

被引：30
|
作者：
HSIAO, TC
WOO, JCS
机构：
[1] University of California, Department of Electrical Engineering, Los Angeles
来源：
IEEE TRANSACTIONS ON ELECTRON DEVICES | 1995年 / 42卷 / 06期
关键词：
D O I：
10.1109/16.387246
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
In this paper, an analytic current-voltage model in the subthreshold regime for submicrometer fully depleted (FD) silicon-on-insulator (SOI) MOSFET's is presented. This model takes into account the dependence of the effective depleted charge on the drain bias and the voltage drop in the substrate region underneath the buried oxide. In addition to predicting accurate subthreshold current-voltage characteristics and subthreshold slope, this model can be used to predict important Short Channel Effects (SCE) such as the threshold voltage roll-off and Drain-Induced Barrier Lowering (DIBL), This model is verified by comparison to a two-dimensional device simulator, MEDICI. Good agreement is obtained for SOI channel lengths down to 0.25 mu m.
引用
收藏
页码：1120 / 1125
页数：6
相关论文
共 50 条
  • [21] Transient charge pumping for Partially and Fully Depleted SOI MOSFETs
    Okhonin, S
    Nagoga, M
    Fazan, P
    2002 IEEE INTERNATIONAL SOI CONFERENCE, PROCEEDINGS, 2002, : 171 - 172
  • [22] SHORT-CHANNEL EFFECT IN FULLY DEPLETED SOI MOSFETS
    YOUNG, KK
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 1989, 36 (02) : 399 - 402
  • [23] Device design for subthreshold slope and threshold voltage control in sub-100-nm fully depleted SOI MOSFETs
    Numata, T
    Takagi, S
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2004, 51 (12) : 2161 - 2167
  • [24] Statistical Advantages of Intrinsic Channel Fully Depleted SOI MOSFETs over Bulk MOSFETs
    Hiramoto, Toshiro
    Kumar, Anil
    Mizutani, Tomoko
    Nishimura, Jun
    Saraya, Takuya
    2011 IEEE CUSTOM INTEGRATED CIRCUITS CONFERENCE (CICC), 2011,
  • [25] A novel methodology for reliability studies in fully-depleted SOI MOSFETs
    Banna, SR
    Chan, PCH
    Wong, SS
    Fung, SKH
    Ko, PK
    1997 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM PROCEEDINGS - 35TH ANNUAL, 1997, : 296 - 299
  • [26] Device design for subthreshold slope and threshold voltage control in sub-100 nm fully-depleted SOI MOSFETs
    Numata, T
    Uchida, K
    Koga, J
    Takagi, S
    2002 IEEE INTERNATIONAL SOI CONFERENCE, PROCEEDINGS, 2002, : 179 - 180
  • [27] NEW CARRIER LIFETIME MEASUREMENT METHOD FOR FULLY DEPLETED SOI MOSFETS
    YASUDA, N
    TANIGUCHI, K
    HAMAGUCHI, C
    YAMAGUCHI, Y
    NISHIMURA, T
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 1992, 39 (05) : 1197 - 1202
  • [28] Total dose effects on double gate fully depleted SOI MOSFETs
    Jun, BG
    Xiong, HD
    Sternberg, AL
    Cirba, CR
    Chen, DK
    Schrimpf, RD
    Fleetwood, DM
    Schwank, JR
    Cristoloveanu, S
    IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 2004, 51 (06) : 3767 - 3772
  • [29] Fully depleted n-MOSFETs on supercritical thickness strained SOI
    Lauer, I
    Langdo, TA
    Cheng, ZY
    Fiorenza, JG
    Braithwaite, G
    Currie, AT
    Leitz, CW
    Lochtefeld, A
    Badawi, H
    Bulsara, MT
    Somerville, M
    Antoniadis, DA
    IEEE ELECTRON DEVICE LETTERS, 2004, 25 (02) : 83 - 85
  • [30] Performance enhancement of partially and fully depleted strained-SOI MOSFETs
    Numata, T
    Irisawa, T
    Tezuka, T
    Koga, J
    Hirashita, N
    Usuda, K
    Toyoda, E
    Miyamura, Y
    Tanabe, A
    Sugiyama, N
    Takagi, S
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2006, 53 (05) : 1030 - 1038
12345