HIGH-SPEED CMOS I/O BUFFER CIRCUITS

被引：0
|
作者：
ISHIBE, M
OTAKA, S
TAKEDA, J
TANAKA, S
TOYOSHIMA, Y
TAKATSUKA, S
SHIMIZU, S
机构：
来源：
IEICE TRANSACTIONS ON ELECTRONICS | 1992年 / E75C卷 / 04期
关键词：
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
Very high-speed off-chip data rates have been difficult to achieve in CMOS technologies. This paper describes an all-CMOS set of I/0 buffer circuits, which use current-mode and impedance matching techniques, capable of transmitting off-chip at 1-Gb/s data rates. The circuits are also compatible with voltage-mode signal levels for ECL input and CMOS output circuits.
引用
收藏
页码：569 / 571
页数：3
相关论文
共 50 条
  • [41] HIGH-DENSITY CENTRAL I/O CIRCUITS FOR CMOS
    MASLEID, RP
    [J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1991, 26 (03) : 431 - 435
  • [42] High-speed I/O Buffer Modeling for Signal-integrity-based Design of VLSI Interconnects
    Cao, Yi
    Zhang, Qi-Jun
    [J]. PIERS 2009 BEIJING: PROGESS IN ELECTROMAGNETICS RESEARCH SYMPOSIUM, PROCEEDINGS I AND II, 2009, : 1383 - 1386
  • [43] HIGH-SPEED, LOW-SWITCHING NOISE CMOS MEMORY DATA OUTPUT BUFFER
    CHIOFFI, E
    MALOBERTI, F
    MARCHESI, G
    TORELLI, G
    [J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1994, 29 (11) : 1359 - 1365
  • [44] Low-power clock-deskew buffer for high-speed digital circuits
    Liu, SI
    Lee, JH
    Tsao, HW
    [J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1999, 34 (04) : 554 - 558
  • [45] High speed, high linearity CMOS buffer amplifier
    Saether, T
    Hung, CC
    Qi, Z
    Ismail, M
    Aaserud, O
    [J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1996, 31 (02) : 255 - 258
  • [46] High speed digital input buffer circuits
    Duvvada, Krishna
    Saxena, Vishal
    Baker, R. Jacob
    [J]. 2006 IEEE WORKSHOP ON MICROELECTRONICS AND ELECTRON DEVICES, 2006, : 11 - +
  • [47] HIGH-SPEED INTERFACE BUFFER 2
    VANDERWALLE, JF
    [J]. ELECTRONICS & WIRELESS WORLD, 1986, 93 (1602): : 41 - 43
  • [48] A HIGH-SPEED BICMOS TRISTATE BUFFER
    KUO, JB
    LIAO, HJ
    [J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-ANALOG AND DIGITAL SIGNAL PROCESSING, 1993, 40 (07): : 440 - 443
  • [49] High-speed CMOS circuits with parallel dynamic logic and speed-enhanced skewed static logic
    Kim, C
    Jung, SO
    Baek, KH
    Kang, SM
    [J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2002, 49 (06) : 434 - 439
  • [50] HIGH-SPEED BUFFER VOLTAGE FOLLOWER
    PRAVDIN, VL
    [J]. INSTRUMENTS AND EXPERIMENTAL TECHNIQUES, 1989, 32 (02) : 409 - 410
12345