共 50 条
- [1] High-level and hierarchical test sequence generation [J]. SEVENTH IEEE INTERNATIONAL HIGH-LEVEL DESIGN VALIDATION AND TEST WORKSHOP, PROCEEDINGS, 2002, : 169 - 174
- [3] High-level test synthesis with hierarchical test generation for delay-fault testability [J]. IEEE Trans Comput Aided Des Integr Circuits Syst, 2009, 1 (1583-1596): : 1583 - 1596
- [4] Synthesis of High-Level Decision Diagrams for Functional Test Pattern Generation [J]. MIXDES 2009: PROCEEDINGS OF THE 16TH INTERNATIONAL CONFERENCE MIXED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2009, : 519 - +
- [5] Pattern search in hierarchical high-level designs [J]. ICECS 2004: 11th IEEE International Conference on Electronics, Circuits and Systems, 2004, : 519 - 522
- [8] A HIGH-LEVEL APPROACH TO TEST-GENERATION [J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-FUNDAMENTAL THEORY AND APPLICATIONS, 1993, 40 (07): : 483 - 492
- [9] CRG godel based high-level test generation algorithm for VLSI [J]. ICEMI 2007: PROCEEDINGS OF 2007 8TH INTERNATIONAL CONFERENCE ON ELECTRONIC MEASUREMENT & INSTRUMENTS, VOL I, 2007, : 169 - 173
- [10] Reducing test application time in high-level test generation [J]. INTERNATIONAL TEST CONFERENCE 2000, PROCEEDINGS, 2000, : 829 - 838