A HIERARCHICAL TEST PATTERN GENERATION SYSTEM BASED ON HIGH-LEVEL PRIMITIVES

被引:2
|
作者
SARFERT, TM
MARKGRAF, RG
SCHULZ, MH
TRISCHLER, E
机构
[1] Siemens Nixdorf Informationssysteme, AG, Department AP 274
关键词
D O I
10.1109/43.108617
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
This paper presents an extension of the automatic test pattern generation system SOCRATES to a hierarchical test pattern generation system for combinational and scan-based circuits. The proposed system is based on predefined high-level primitives, e.g. multiplexers and adders. The exploitation of high-level primitives leads to significant improvements in implication, unique sensitization, and multiple backtrace, all of which play a key role in the efficiency of any ATG system. In order to perform deterministic ATG and fault simulation for internal faults of high-level primitives, the high-level primitives are dynamically expanded to their gate-level realization. A number of experimental results, achieved on circuits with several tens of thousands of primitives, demonstrate the efficiency of the proposed approach in terms of CPU time, fault coverage, and memory requirements.
引用
收藏
页码:34 / 44
页数:11
相关论文
共 50 条
  • [1] High-level and hierarchical test sequence generation
    Jervan, G
    Peng, Z
    Goloubeva, O
    Reorda, MS
    Violante, M
    [J]. SEVENTH IEEE INTERNATIONAL HIGH-LEVEL DESIGN VALIDATION AND TEST WORKSHOP, PROCEEDINGS, 2002, : 169 - 174
  • [2] High-Level Test Synthesis With Hierarchical Test Generation for Delay-Fault Testability
    Wang, Sying-Jyan
    Yeh, Tung-Hua
    [J]. IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2009, 28 (10) : 1583 - 1596
  • [3] High-level test synthesis with hierarchical test generation for delay-fault testability
    Department of Computer Science and Engineering, National Chung Hsing University, Taichung 40227, Taiwan
    [J]. IEEE Trans Comput Aided Des Integr Circuits Syst, 2009, 1 (1583-1596): : 1583 - 1596
  • [4] Synthesis of High-Level Decision Diagrams for Functional Test Pattern Generation
    Ubar, Raimund
    Raik, Jaan
    Karputkin, Anton
    Tombak, Mati
    [J]. MIXDES 2009: PROCEEDINGS OF THE 16TH INTERNATIONAL CONFERENCE MIXED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2009, : 519 - +
  • [5] Pattern search in hierarchical high-level designs
    Terem, Z
    Kamhi, G
    Vardi, MY
    Irron, A
    [J]. ICECS 2004: 11th IEEE International Conference on Electronics, Circuits and Systems, 2004, : 519 - 522
  • [6] HIGH-LEVEL TEST-GENERATION FOR VLSI
    BHATTACHARYA, D
    MURRAY, BT
    HAYES, JP
    [J]. COMPUTER, 1989, 22 (04) : 16 - 24
  • [7] DESIGNING FOR HIGH-LEVEL TEST-GENERATION
    BHATTACHARYA, D
    HAYES, JP
    [J]. IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1990, 9 (07) : 752 - 766
  • [8] A HIGH-LEVEL APPROACH TO TEST-GENERATION
    NARAIN, P
    SAAB, DG
    KUNDA, RP
    ABRAHAM, JA
    [J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-FUNDAMENTAL THEORY AND APPLICATIONS, 1993, 40 (07): : 483 - 492
  • [9] CRG godel based high-level test generation algorithm for VLSI
    Lin Qiwei
    Zhu Li
    [J]. ICEMI 2007: PROCEEDINGS OF 2007 8TH INTERNATIONAL CONFERENCE ON ELECTRONIC MEASUREMENT & INSTRUMENTS, VOL I, 2007, : 169 - 173
  • [10] Reducing test application time in high-level test generation
    Ravi, S
    Lakshminarayana, G
    Jha, NK
    [J]. INTERNATIONAL TEST CONFERENCE 2000, PROCEEDINGS, 2000, : 829 - 838