CONSIDERATIONS FOR NEURAL NETWORK HARDWARE IMPLEMENTATIONS

被引：0
|
作者：
COLLINS, DR
PENZ, PA
机构：
来源：
1989 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-3 | 1989年
关键词：
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
引用
收藏
页码：834 / 836
页数：3
相关论文
共 50 条
  • [1] Comparative Analysis of Hardware Implementations of a Convolutional Neural Network
    Eisenkraemer, Gabriel Henrique
    de Oliveira, Leonardo Londero
    Carara, Everton Alceu
    [J]. 2022 35TH SBC/SBMICRO/IEEE/ACM SYMPOSIUM ON INTEGRATED CIRCUITS AND SYSTEMS DESIGN (SBCCI 2022), 2022,
  • [2] Hardware implementations of neural networks and the Random Neural Network Chip (RNNC)
    Aybay, I
    Çerkez, C
    Halici, U
    Badaroglu, M
    [J]. ADVANCES IN COMPUTER AND INFORMATION SCIENCES '98, 1998, 53 : 157 - 161
  • [3] Dynamically reconfigurable hardware -: A new perspective for neural network implementations
    Porrmann, M
    Witkowski, U
    Kalte, H
    Rückert, U
    [J]. FIELD-PROGRAMMABLE LOGIC AND APPLICATIONS, PROCEEDINGS: RECONFIGURABLE COMPUTING IS GOING MAINSTREAM, 2002, 2438 : 1048 - 1057
  • [4] FINITE PRECISION ERROR ANALYSIS OF NEURAL NETWORK HARDWARE IMPLEMENTATIONS
    HOLT, JL
    HWANG, JN
    [J]. IEEE TRANSACTIONS ON COMPUTERS, 1993, 42 (03) : 281 - 290
  • [5] Minimally buffered deflection router for spiking neural network hardware implementations
    Liu, Junxiu
    Jiang, Dong
    Luo, Yuling
    Qiu, Senhui
    Huang, Yongchuang
    [J]. NEURAL COMPUTING & APPLICATIONS, 2021, 33 (18): : 11753 - 11764
  • [6] Minimally buffered deflection router for spiking neural network hardware implementations
    Junxiu Liu
    Dong Jiang
    Yuling Luo
    Senhui Qiu
    Yongchuang Huang
    [J]. Neural Computing and Applications, 2021, 33 : 11753 - 11764
  • [7] Scalable Hierarchical Network-on-Chip Architecture for Spiking Neural Network Hardware Implementations
    Carrillo, Snaider
    Harkin, Jim
    McDaid, Liam J.
    Morgan, Fearghal
    Pande, Sandeep
    Cawley, Seamus
    McGinley, Brian
    [J]. IEEE TRANSACTIONS ON PARALLEL AND DISTRIBUTED SYSTEMS, 2013, 24 (12) : 2451 - 2461
  • [8] ELECTRONIC HARDWARE IMPLEMENTATIONS OF NEURAL NETWORKS
    THAKOOR, AP
    MOOPENN, A
    LAMBE, J
    KHANNA, SK
    [J]. APPLIED OPTICS, 1987, 26 (23) : 5085 - 5092
  • [9] Hardware-Based Activation Function-Core for Neural Network Implementations
    Gonzalez-Diaz Conti, Griselda
    Vazquez-Castillo, Javier
    Longoria-Gandara, Omar
    Castillo-Atoche, Alejandro
    Carrasco-Alvarez, Roberto
    Espinoza-Ruiz, Adolfo
    Ruiz-Ibarra, Erica
    [J]. ELECTRONICS, 2022, 11 (01)
  • [10] <bold>SIRENS: A Simple Reconfigurable Neural Hardware Structure for artificial neural network implementations</bold>
    Eickhoff, Ralf
    Kaulmann, Tim
    Rueckert, Ulrich
    [J]. 2006 IEEE INTERNATIONAL JOINT CONFERENCE ON NEURAL NETWORK PROCEEDINGS, VOLS 1-10, 2006, : 2830 - +
12345