CONSIDERATIONS FOR NEURAL NETWORK HARDWARE IMPLEMENTATIONS

被引:0
|
作者
COLLINS, DR
PENZ, PA
机构
关键词
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
引用
收藏
页码:834 / 836
页数:3
相关论文
共 50 条
  • [21] Spiking Neural Networks - Algorithms, Hardware Implementations and Applications
    Kulkarni, Shruti R.
    Babu, Anakha V.
    Rajendran, Bipin
    [J]. 2017 IEEE 60TH INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS (MWSCAS), 2017, : 426 - 431
  • [22] A Review of Algorithms and Hardware Implementations for Spiking Neural Networks
    Duy-Anh Nguyen
    Xuan-Tu Tran
    Iacopi, Francesca
    [J]. JOURNAL OF LOW POWER ELECTRONICS AND APPLICATIONS, 2021, 11 (02)
  • [23] Spiking Neural Networks Hardware Implementations and Challenges: A Survey
    Bouvier, Maxence
    Valentian, Alexandre
    Mesquida, Thomas
    Rummens, Francois
    Reyboz, Marina
    Vianello, Elisa
    Beigne, Edith
    [J]. ACM JOURNAL ON EMERGING TECHNOLOGIES IN COMPUTING SYSTEMS, 2019, 15 (02)
  • [24] Hardware implementations of high-speed network monitors
    Tanba, H
    Yamada, Y
    Kitamichi, J
    Kurda, K
    [J]. 2005 IEEE VLSI-TSA International Symposium on VLSI Design, Automation & Test (VLSI-TSA-DAT), Proceedings of Technical Papers, 2005, : 33 - 36
  • [25] NEURAL-NETWORK CIRCUIT IMPLEMENTATIONS
    SANCHEZSINENCIO, E
    NEWCOMB, RW
    [J]. IEEE TRANSACTIONS ON NEURAL NETWORKS, 1993, 4 (03): : 385 - 386
  • [26] PARALLEL IMPLEMENTATIONS OF NEURAL NETWORK SIMULATIONS
    PETROWSKI, A
    PERSONNAZ, L
    DREYFUS, G
    GIRAULT, C
    [J]. HYPERCUBE AND DISTRIBUTED COMPUTERS, 1989, : 205 - 218
  • [27] On reaction network implementations of neural networks
    Anderson, David F.
    Joshi, Badal
    Deshpande, Abhishek
    [J]. JOURNAL OF THE ROYAL SOCIETY INTERFACE, 2021, 18 (177)
  • [28] Novel architecture and synapse design for hardware implementations of neural networks
    Faculty of Engineering, Magee College, University of Ulster, Northland Road, Derry, BT48 7JL, United Kingdom
    [J]. Comput Electr Eng, 1-2 (75-87):
  • [29] Novel architecture and synapse design for hardware implementations of neural networks
    McGinnity, TM
    Roche, B
    Maguire, LP
    McDaid, LJ
    [J]. COMPUTERS & ELECTRICAL ENGINEERING, 1998, 24 (1-2) : 75 - 87
  • [30] HARDWARE IMPLEMENTATIONS OF MLP ARTIFICIAL NEURAL NETWORKS WITH CONFIGURABLE TOPOLOGY
    Da Silva, Rodrigo Martins
    Nedjah, Nadia
    Mourelle, Luiza De Macedo
    [J]. JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2011, 20 (03) : 417 - 437