共 50 条
- [33] SYNTHESIS OF LOGIC-CIRCUITS WITH PROGRAMMABLE LOGIC-ARRAYS AVTOMATIKA I VYCHISLITELNAYA TEKHNIKA, 1977, (05): : 1 - 4
- [35] A TESTABLE DESIGN OF ITERATIVE LOGIC-ARRAYS IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS, 1981, 28 (11): : 1037 - 1045
- [37] SELF-TIMED IS SELF-CHECKING JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 1995, 6 (02): : 219 - 228