SUPERCONDUCTOR WIRING IN MULTICHIP-MODULE FOR JOSEPHSON LSI CIRCUITS

被引:10
|
作者
TANAHASHI, S [1 ]
KUBO, T [1 ]
KAWABATA, K [1 ]
JIKUHARA, R [1 ]
KAJI, G [1 ]
TERASAWA, M [1 ]
NAKAGAWA, H [1 ]
AOYAGI, M [1 ]
KUROSAWA, I [1 ]
TAKADA, S [1 ]
机构
[1] ELECTROTECH LAB,TSUKUBA 305,JAPAN
来源
关键词
SUPERCONDUCTING MULTICHIP MODULE; NB POLYIMIDE SUPERCONDUCTOR WIRING; JOSEPHSON LSI;
D O I
10.1143/JJAP.32.L898
中图分类号
O59 [应用物理学];
学科分类号
摘要
Nb/polyimide stacked layers on a multilayer ceramic substrate makes it possible to fabricate superconducting off-chip wiring for control signal lines. This superconducting multichip module (SuperMCM) also provides matching circuits for the clock signal and DC bias circuits beneath the superconducting transmission lines. The first prototype SuperMCM in the world successfully made,which has been designed to drive Josephson LSI chips at the highest clock frequency of 1.2 GHz.
引用
收藏
页码:L898 / L900
页数:3
相关论文
共 50 条
  • [41] SPACE-BASED HIGH-SPEED DIRECT DIGITAL SYNTHESIZER MULTICHIP-MODULE USING LOW-TEMPERATURE COFIRED CERAMIC
    RUSSO, AA
    CLATTERBAUGH, GV
    [J]. JOHNS HOPKINS APL TECHNICAL DIGEST, 1993, 14 (04): : 324 - 332
  • [42] Comparison of a Multichip 10-V Programmable Josephson Voltage Standard System With a Superconductor-Insulator-Superconductor-Based Conventional System
    Yamada, Takahiro
    Murayama, Yasushi
    Yamamori, Hirotake
    Sasaki, Hitoshi
    Shoji, Akira
    Iwasa, Akio
    Nishinaka, Hidefumi
    Nakamura, Yasuhiro
    [J]. IEEE TRANSACTIONS ON INSTRUMENTATION AND MEASUREMENT, 2009, 58 (04) : 832 - 837
  • [43] FABRICATION AND CHARACTERISTICS OF NBN-BASED JOSEPHSON-JUNCTIONS FOR LOGIC LSI CIRCUITS
    YANO, S
    TARUTANI, Y
    MORI, H
    YAMADA, H
    HIRANO, M
    KAWABE, U
    [J]. IEEE TRANSACTIONS ON MAGNETICS, 1987, 23 (02) : 1472 - 1475
  • [44] FABRICATION OF LOW-LOSS POLYIMIDE OPTICAL WAVE-GUIDES USING THIN-FILM MULTICHIP-MODULE PROCESS TECHNOLOGY
    BEUHLER, AJ
    WARGOWSKI, DA
    SINGER, KD
    KOWALCZYK, T
    [J]. IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY PART B-ADVANCED PACKAGING, 1995, 18 (02): : 232 - 234
  • [45] Fabrication of superconductor-ferromagnet-insulator-superconductor Josephson junctions with critical current uniformity applicable to integrated circuits
    Ito, Hiroshi
    Taniguchi, Soya
    Ishikawa, Kouta
    Akaike, Hiroyuki
    Fujimaki, Akira
    [J]. APPLIED PHYSICS EXPRESS, 2017, 10 (03)
  • [46] CROSS-SECTIONAL TRANSMISSION ELECTRON-MICROSCOPY OF SILICON LSI CIRCUITS AND JOSEPHSON JUNCTION DEVICES
    DU, AY
    CHU, YM
    [J]. JOURNAL OF ELECTRON MICROSCOPY TECHNIQUE, 1987, 7 (04): : 319 - 322
  • [47] Multi-Jc (Josephson Critical Current Density) Process for Superconductor Integrated Circuits
    Yohannes, Daniel T.
    Inamdar, Amol
    Tolpygo, Sergey K.
    [J]. IEEE TRANSACTIONS ON APPLIED SUPERCONDUCTIVITY, 2009, 19 (03) : 149 - 153
  • [48] Photolithographic packaging with selectively occupied repeated transfer (PL-pack with SORT) for scalable film optical link multichip-module (S-FOLM)
    Yoshimura, T
    Kumai, K
    Mikawa, T
    Ibaragi, O
    Bonkohara, M
    [J]. IEEE TRANSACTIONS ON ELECTRONICS PACKAGING MANUFACTURING, 2002, 25 (01): : 19 - 25
  • [49] HIGH-SPEED UNIT-CELL FOR JOSEPHSON LSI CIRCUITS USING NB/ALOX/NB JUNCTIONS
    KOTANI, S
    FUJIMAKI, N
    MOROHASHI, S
    OHARA, S
    IMAMURA, T
    HASUO, S
    [J]. IEEE TRANSACTIONS ON MAGNETICS, 1987, 23 (02) : 869 - 874
  • [50] Improved high-Tc superconductor sampler circuits using Josephson transmission line buffers
    Maruyama, M
    Hidaka, M
    Satoh, T
    [J]. IEEE TRANSACTIONS ON APPLIED SUPERCONDUCTIVITY, 2003, 13 (02) : 401 - 404