共 50 条
- [42] Average leakage current estimation of CMOS logic circuits 19TH IEEE VLSI TEST SYMPOSIUM, PROCEEDINGS, 2001, : 375 - 379
- [44] Design and optimization of CMOS current mode logic dividers PROCEEDINGS OF 2004 IEEE ASIA-PACIFIC CONFERENCE ON ADVANCED SYSTEM INTEGRATED CIRCUITS, 2004, : 434 - 435
- [47] Design and comparison of CMOS Current Mode Logic Latches 2004 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 4, PROCEEDINGS, 2004, : 353 - 356
- [49] Bipolar merged arithmetic for wavelet architectures ISCAS '99: PROCEEDINGS OF THE 1999 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 3: ANALOG AND DIGITAL SIGNAL PROCESSING, 1999, : 462 - 465
- [50] Bipolar merged arithmetic for wavelet architectures Proceedings - IEEE International Symposium on Circuits and Systems, 1999, 3