MERGED CMOS BIPOLAR CURRENT SWITCH LOGIC (MCSL)

被引:12
|
作者
HEIMSCH, W
HOFFMANN, B
KREBS, R
MULLNER, EG
PFAFFEL, B
ZIEMANN, K
机构
关键词
D O I
10.1109/JSSC.1989.572603
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
引用
收藏
页码:1307 / 1311
页数:5
相关论文
共 50 条
  • [41] FAST, LOW-POWER LOGIC ARRAY UNITES CMOS AND BIPOLAR
    LIN, LT
    SPEHN, R
    ELECTRONIC DESIGN, 1987, 35 (09) : 82 - &
  • [42] Average leakage current estimation of CMOS logic circuits
    de Gyvez, JP
    van de Wetering, E
    19TH IEEE VLSI TEST SYMPOSIUM, PROCEEDINGS, 2001, : 375 - 379
  • [43] Switched-current CMOS ternary logic circuits
    U.A.E. Univ, Al-Ain, United Arab Emirates
    Int J Electron, 5 (617-625):
  • [44] Design and optimization of CMOS current mode logic dividers
    Shinmyo, A
    Hashimoto, M
    Onodera, H
    PROCEEDINGS OF 2004 IEEE ASIA-PACIFIC CONFERENCE ON ADVANCED SYSTEM INTEGRATED CIRCUITS, 2004, : 434 - 435
  • [45] A current-mode CMOS fuzzy logic controller
    Tokmakci, Mahmut
    Alci, Mustafa
    INTERNATIONAL JOURNAL OF AUTOMATION AND CONTROL, 2008, 2 (04) : 487 - 506
  • [47] Design and comparison of CMOS Current Mode Logic Latches
    Usama, M
    Kwasniewski, T
    2004 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 4, PROCEEDINGS, 2004, : 353 - 356
  • [48] MERGED BICMOS LOGIC TO EXTEND THE CMOS BICMOS PERFORMANCE CROSSOVER BELOW 2.5-V SUPPLY
    RITTS, RB
    RAJE, PA
    PLUMMER, JD
    SARASWAT, KC
    CHAM, KM
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1991, 26 (11) : 1606 - 1614
  • [49] Bipolar merged arithmetic for wavelet architectures
    Choe, GW
    Swartzlander, EE
    ISCAS '99: PROCEEDINGS OF THE 1999 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 3: ANALOG AND DIGITAL SIGNAL PROCESSING, 1999, : 462 - 465
  • [50] Bipolar merged arithmetic for wavelet architectures
    Choe, Gwangwoo
    Swartzlander, Earl E.
    Proceedings - IEEE International Symposium on Circuits and Systems, 1999, 3