MERGED CMOS BIPOLAR CURRENT SWITCH LOGIC (MCSL)

被引：12
|
作者：
HEIMSCH, W
HOFFMANN, B
KREBS, R
MULLNER, EG
PFAFFEL, B
ZIEMANN, K
机构：
来源：
IEEE JOURNAL OF SOLID-STATE CIRCUITS | 1989年 / 24卷 / 05期
关键词：
D O I：
10.1109/JSSC.1989.572603
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
引用
收藏
页码：1307 / 1311
页数：5
相关论文
共 50 条
  • [21] CURRENT HOGGING LOGIC (CHL) - NEW BIPOLAR LOGIC FOR LSI
    LEHNING, H
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1974, SC 9 (05) : 228 - 233
  • [22] SWITCH-LEVEL LOGIC SIMULATION OF DIGITAL BIPOLAR CIRCUITS
    HAJJ, IN
    SAAB, D
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1987, 6 (02) : 251 - 258
  • [23] Design of current steering logic CMOS circuit
    Shen, Jiaming
    Liu, Fangjun
    Shen, Jizhong
    MICROELECTRONICS JOURNAL, 2023, 141
  • [24] Leakage current reduction in CMOS logic circuits
    Lin, HY
    Lin, CS
    Chiou, LY
    Liu, BD
    PROCEEDINGS OF THE 2004 IEEE ASIA-PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS, VOL 1 AND 2: SOC DESIGN FOR UBIQUITOUS INFORMATION TECHNOLOGY, 2004, : 349 - 352
  • [25] Design guidelines for CMOS current steering logic
    Saez, RTL
    Kayal, M
    Declercq, M
    Schneider, MC
    ISCAS '97 - PROCEEDINGS OF 1997 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS I - IV: CIRCUITS AND SYSTEMS IN THE INFORMATION AGE, 1997, : 1872 - 1875
  • [26] CMOS CHALLENGES BIPOLAR FOR LEAD IN SEMI-CUSTOM LOGIC
    GOLD, M
    ELECTRONIC DESIGN, 1982, 30 (13) : 37 - 38
  • [27] Advanced complementary bipolar process integrates submicron CMOS logic
    Bindra, A
    ELECTRONIC DESIGN, 2000, 48 (04) : 40 - 40
  • [28] BIPOLAR CMOS-MERGED TECHNOLOGY FOR A HIGH-SPEED 1-MBIT DRAM
    KOBAYASHI, Y
    ASAYAMA, K
    OOHAYASHI, M
    HORI, R
    KITSUKAWA, G
    ITOH, K
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 1989, 36 (04) : 706 - 711
  • [29] Proposal of high speed bipolar-CMOS merged VLSI technology and its future prospect
    Watanabe, Atsuo
    Hiraisi, Atsusi
    Nagano, Takahiro
    Masuda, Ikuro
    Ikeda, Takahide
    Electronics and Communications in Japan, Part II: Electronics (English translation of Denshi Tsushin Gakkai Ronbunshi), 1988, 71 (06): : 63 - 73
  • [30] MERGED CMOS/BIPOLAR TECHNOLOGIES UTILIZING ZONE-MELTING-RECRYSTALLIZED SOI FILMS.
    Tsaur, B.-Y.
    Mountain, R.W.
    Chen, C.K.
    Fan, J.C.C.
    Electron device letters, 1984, EDL-5 (11): : 461 - 463
12345