共 50 条
- [32] A Study on Evaluation of Interface Defect Density on High-κ/SiO2/Si and SiO2/Si Gate Stacks using Scanning Nonlinear Dielectric Microscopy 2019 IEEE INTERNATIONAL INTEGRATED RELIABILITY WORKSHOP (IIRW), 2019, : 118 - 121
- [33] Low temperature processing Of SiO2 thin films by HD-PECVD technique for gate dielectric applications POLY-SILICON THIN FILM TRANSISTOR TECHNOLOGY AND APPLICATIONS IN DISPLAYS AND OTHER NOVEL TECHNOLOGY AREAS, 2003, 5004 : 105 - 112
- [35] Limitations of the two-frequency capacitance measurement technique applied to ultra-thin SiO2 gate oxides ICMTS 2001: PROCEEDINGS OF THE 2001 INTERNATIONAL CONFERENCE ON MICROELECTRONIC TEST STRUCTURES, 2001, : 53 - 57
- [36] Study of stress-induced leakage current and charge loss of nonvolatile memory cell with 70A tunnel oxide using floating-gate integrator technique 2004 IEEE INTERNATIONAL INTEGRATED RELIABILITY WORKSHOP FINAL REPORT, 2004, : 28 - 31
- [37] NUMERICAL-ANALYSIS OF TUNNELING CURRENT DUE TO ELECTRIC-FIELD CONCENTRATION AT GATE EDGE OF POLYSILICON/SIO2/SILICON STRUCTURES JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS BRIEF COMMUNICATIONS & REVIEW PAPERS, 1994, 33 (1B): : 623 - 629
- [40] Investigation of High Current Tetracene-TFT Using Surface Nitrided SiO2 Gate Insulator Film THIN FILM TRANSISTORS 13 (TFT 13), 2016, 75 (10): : 81 - 85