A TEST PATTERN FOR THE EVALUATION OF BIPOLAR INTEGRATED-CIRCUIT PROCESSES

被引：0

作者：

DRUM, CM ^{[1
]}

PANOUSIS, PT ^{[1
]}

机构：

[1] BELL TEL LABS INC,ALLENTOWN,PA 18103

来源：

JOURNAL OF THE ELECTROCHEMICAL SOCIETY | 1981年 / 128卷 / 03期

关键词：

D O I：

暂无

中图分类号：

O646 [电化学、电解、磁化学];

学科分类号：

081704 ;

摘要：

引用

页码：C99 / C99

页数：1

共 50 条

[31] NONPLANAR MULTIPLE-EPITAXY BIPOLAR POWER INTEGRATED-CIRCUIT PROCESS
CURRAN, P
ANG, SS
[J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 1987, 34 (08) : 1823 - 1830
[32] GENESIS OF INTEGRATED-CIRCUIT
WOLFF, MF
[J]. IEEE SPECTRUM, 1976, 13 (08) : 44 - 53
[33] INTEGRATED-CIRCUIT DEVELOPMENT
BROTHERS, JS
[J]. RADIO AND ELECTRONIC ENGINEER, 1973, 43 (1-2): : 39 - 48
[34] THE CHALLENGE OF GAAS HETEROJUNCTION BIPOLAR-TRANSISTOR INTEGRATED-CIRCUIT TECHNOLOGY
YUAN, HT
[J]. ADVANCES IN MATERIALS, PROCESSING AND DEVICES IN III-V COMPOUND SEMICONDUCTORS, 1989, 144 : 637 - 645
[35] INTEGRATED-CIRCUIT TESTING
BARBER, MR
ZACHARIAS, A
[J]. BELL LABORATORIES RECORD, 1977, 55 (05): : 124 - 130
[36] Evolution of integrated-circuit vacuum processes: 1959-1975
Waits, RK
[J]. JOURNAL OF VACUUM SCIENCE & TECHNOLOGY A-VACUUM SURFACES AND FILMS, 2000, 18 (04): : 1736 - 1745
[37] THE USE AND EVALUATION OF YIELD MODELS IN INTEGRATED-CIRCUIT MANUFACTURING
CUNNINGHAM, JA
[J]. IEEE TRANSACTIONS ON SEMICONDUCTOR MANUFACTURING, 1990, 3 (02) : 60 - 71
[38] INTEGRATED-CIRCUIT PROCESS AND DESIGN RULE EVALUATION TECHNIQUES
IPRI, AC
SARACE, JC
[J]. RCA REVIEW, 1977, 38 (03): : 323 - 350
[39] HIGH-SPEED INTEGRATED-CIRCUIT CHARACTERIZATION AND TEST STRATEGY
MUEHLDORF, EI
[J]. SOLID STATE TECHNOLOGY, 1980, 23 (09) : 93 - 98
[40] A MULTITECHNOLOGY TEST CHIP FOR UNIVERSITY INTEGRATED-CIRCUIT FABRICATION PROJECTS
FULLER, LF
PEARSON, RE
PRICE, DT
MARZ, HC
HONAN, TL
MEISENZAHL, EJ
CONNOR, J
[J]. EIGHTH BIENNIAL UNIVERSITY/GOVERNMENT/INDUSTRY MICROELECTRONICS SYMPOSIUM, 1989, : 56 - 59

← 1 2 3 4 5 →