NEW EXPERIMENTAL FINDINGS ON HOT-CARRIER EFFECTS IN SUB-0.1 MU-M MOSFETS

被引:15
|
作者
BALESTRA, F [1 ]
MATSUMOTO, T [1 ]
TSUNO, M [1 ]
NAKABAYASHI, H [1 ]
KOYANAGI, M [1 ]
机构
[1] HIROSHIMA UNIV,INTEGRATED SYST RES CTR,HIGASHIHIROSHIMA 724,JAPAN
关键词
D O I
10.1109/55.464808
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
The behaviors of the substrate current and the impact ionization rate are investigated for deep submicron devices in a wide temperature range. New important features are shown for the variations of the maximum substrate current as a function of applied biases and temperature. It is found that the gate voltage V (g) (max), corresponding to the maximum impact ionization current conditions, is quasi-constant as a function of the drain bias for sub-0.1 mu m MOSFET's in the room temperature range. At low temperature, a substantial increase of V (g) (max), is observed when the drain voltage is reduced. It is also shown that, although a significant enhancement of hot carrier effects is observed by scaling down the devices, a strong reduction of the impact ionization rate is obtained for sub-0.1 mu m M0SFET's operated at liquid nitrogen temperature in the low drain voltage range.
引用
收藏
页码:433 / 435
页数:3
相关论文
共 50 条
  • [41] ANALYSIS OF POSTSTRESS EFFECTS IN PASSIVATED MOSFETS AFTER HOT-CARRIER STRESS
    DESCHRIJVER, E
    HEREMANS, P
    BELLENS, R
    GROESENEKEN, G
    MAES, HE
    MICROELECTRONIC ENGINEERING, 1991, 15 (1-4) : 437 - 440
  • [42] MODELLING OF HOT-CARRIER EFFECTS IN SMALL-GEOMETRY MOSFETS.
    Wada, Masashi
    Iizuka, Hisakazu
    Shibata, Tadashi
    Dang, Ryo
    Electronics & communications in Japan, 1984, 67 (09): : 96 - 103
  • [43] Hot-carrier effects in deep submicron thin film SOI MOSFETs
    Renn, SH
    Pelloie, JL
    Balestra, F
    IEDM - INTERNATIONAL ELECTRON DEVICES MEETING, TECHNICAL DIGEST 1996, 1996, : 877 - 880
  • [44] OPTIMIZATION OF SERIES RESISTANCE IN SUB-0.2 MU-M SOI MOSFETS
    SU, LT
    SHERONY, MJ
    HU, H
    CHUNG, JE
    ANTONIADIS, DA
    IEEE ELECTRON DEVICE LETTERS, 1994, 15 (05) : 145 - 147
  • [45] HIGH-PERFORMANCE SUB-0.1 MU-M SILICON N-METAL OXIDE SEMICONDUCTOR TRANSISTORS WITH COMPOSITE METAL POLYSILICON GATES
    RISHTON, SA
    MII, YJ
    KERN, DP
    TAUR, Y
    LEE, KY
    LII, T
    JENKINS, K
    QUINLAN, D
    BROWN, T
    DANNER, D
    SEWELL, F
    POLCARI, M
    JOURNAL OF VACUUM SCIENCE & TECHNOLOGY B, 1993, 11 (06): : 2612 - 2614
  • [46] SUB-0.1 MU-M NMOS TRANSISTORS FABRICATED USING LASER-PLASMA POINT-SOURCE X-RAY-LITHOGRAPHY
    RITTENHOUSE, GE
    MANSFIELD, WM
    KORNBLIT, A
    CIRELLI, RA
    TOMES, D
    CELLER, GK
    IEEE ELECTRON DEVICE LETTERS, 1995, 16 (07) : 322 - 324
  • [47] CHALLENGES FOR PREDICTIVE PROCESS SIMULATION IN SUB 0.1 MU-M SILICON DEVICES
    PLUMMER, JD
    GRIFFIN, PB
    NUCLEAR INSTRUMENTS & METHODS IN PHYSICS RESEARCH SECTION B-BEAM INTERACTIONS WITH MATERIALS AND ATOMS, 1995, 102 (1-4): : 160 - 166
  • [48] HOT CARRIER EFFECTS IN 1.3 MU-M IN1-XGAXASYP1-Y LEDS
    NAHORY, RE
    SHAH, J
    LEHENY, RF
    TEMKIN, HT
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 1981, 28 (10) : 1221 - 1221
  • [49] Experimental study of hot-carrier effects in LDMOS transistors
    Versari, R
    Pieracci, A
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 1999, 46 (06) : 1228 - 1233
  • [50] AN ANALYTICAL MODEL FOR SELF-LIMITING BEHAVIOR OF HOT-CARRIER DEGRADATION IN 0.25-MU-M N-MOSFETS
    LIANG, CL
    GAW, H
    CHENG, P
    IEEE ELECTRON DEVICE LETTERS, 1992, 13 (11) : 569 - 571