RECONFIGURING THE BOUNDARIES OF A MESH-CONNECTED ARRAY OF PROCESSORS WITH RUN-TIME PROGRAMMABLE LOGIC

被引:2
|
作者
CUCCHIARA, R
CINOTTI, TS
NERI, G
RUSTICHELLI, G
机构
[1] Dipartimento di Elettronica Informatica e Sistemistica, Università di Bologna, 40136 Bologna
关键词
MESH CONNECTED ARRAYS; ARRAY BOUNDARY INTERCONNECTION; SIMD ARCHITECTURE; FIELD PROGRAMMABLE GATE ARRAYS;
D O I
10.1016/0141-9331(93)90073-G
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Fine grain mesh-connected arrays of processors with a SIMD architecture are considered an attractive solution for many important and emerging real-time data handling applications that require high speed processing of dynamic data sampled over a bidimensional region. Nevertheless, even if the interconnections between the arrays' adjacent nodes are well suited to those applications that may be handled by neighbour based algorithms, the SIMD computational model is, in general terms, still not flexible. Furthermore, the limited size of economically viable arrays calls for a severe overhead in data transfer and array boundary data handling that may impair the system's efficiency. Without modifying the arrays' internal structure, most algorithms could overcome some of their implementation drawbacks with a flexible, fast switching facility on the array boundary. This article presents a 'boundary processor' based on programmable gate arrays whose aim is to dynamically activate the required boundary inter-connection pattern either under software control or through an on-line hardware reconfiguration facility. The device has been designed and implemented at the University of Bologna as part of a computer vision machine for robotic applications.
引用
收藏
页码:67 / 73
页数:7
相关论文
共 50 条
  • [31] Gaussian-elimination-based algorithm for solving linear equations on mesh-connected processors
    Murthy, KNB
    Murthy, CSR
    IEE PROCEEDINGS-COMPUTERS AND DIGITAL TECHNIQUES, 1996, 143 (06): : 407 - 412
  • [32] Programmable EM Sensor Array for Golden-Model Free Run-time Trojan Detection and Localization
    Wang, Hanqiu
    Panoff, Max
    Zhan, Zihao
    Wang, Shuo
    Bobda, Christophe
    Forte, Domenic
    2024 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION, DATE, 2024,
  • [33] Flexible in-Silicon Checking of Run-Time Programmable Assertions
    Zhou, Yumin
    Bringmann, Oliver
    Rosenstiel, Wolfgang
    2016 IEEE 22ND INTERNATIONAL SYMPOSIUM ON ON-LINE TESTING AND ROBUST SYSTEM DESIGN (IOLTS), 2016, : 78 - 83
  • [35] Run-time management of logic resources on reconfigurable systems
    Gericota, MG
    Alves, GR
    Silva, ML
    Ferreira, JM
    DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, PROCEEDINGS, 2003, : 974 - 979
  • [36] NUMERICALLY STABLE SOLUTION OF DENSE SYSTEMS OF LINEAR-EQUATIONS USING MESH-CONNECTED PROCESSORS
    BOJANCZYK, A
    BRENT, RP
    KUNG, HT
    SIAM JOURNAL ON SCIENTIFIC AND STATISTICAL COMPUTING, 1984, 5 (01): : 95 - 104
  • [37] PARALLEL B-SPLINE SURFACE INTERPOLATION ON A MESH-CONNECTED PROCESSOR ARRAY
    CHENG, FH
    WASILKOWSKI, GW
    WANG, JY
    ZHANG, CM
    WANG, WP
    JOURNAL OF PARALLEL AND DISTRIBUTED COMPUTING, 1995, 24 (02) : 224 - 229
  • [38] Program-counter-less bit-serial field-programmable VLSI processor with mesh-connected cellular array structure
    Ohsawa, N
    Sakamoto, O
    Hariyama, M
    Kameyama, M
    VLSI 2004: IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI, PROCEEDINGS, 2004, : 258 - 259
  • [39] Generic Systolic Array for Run-Time Scalable Cores
    Otero, Andres
    Krasteva, Yana E.
    de la Torre, Eduardo
    Riesgo, Teresa
    RECONFIGURABLE COMPUTING: ARCHITECTURES, TOOLS AND APPLICATIONS, 2010, 5992 : 4 - 16
  • [40] Run-Time Reconfigurable Array using Magnetic RAM
    Silva, Victor
    Oliveira, Luis B.
    Fernandes, Jorge R.
    Vestias, Mario P.
    Neto, Horacio C.
    PROCEEDINGS OF THE 2009 12TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN, ARCHITECTURES, METHODS AND TOOLS, 2009, : 74 - +