Hardware Implementation of the Multirate Decimation Filter for Noise Thermometer based on FPGA

被引：0

作者：

Sharaf, Ramy M. ^{[1
]}

Saleh, Hassan I. ^{[1
]}

Al-Kabbani, Ahmed S. ^{[2
]}

Youssef, Mohammad I. ^{[2
]}

机构：

[1] Atom Energy Author, Cairo, Egypt

[2] Al Azhar Univ, Fac Engn, Cairo, Egypt

来源：

ARAB JOURNAL OF NUCLEAR SCIENCES AND APPLICATIONS | 2013年 / 46卷 / 05期

关键词：

All-pass filters; CIC filter; half-band filter; multirate filter; polyphase filter; FPGA; Noise thermometer;

D O I：

暂无

中图分类号：

TL [原子能技术]; O571 [原子核物理学];

学科分类号：

0827 ; 082701 ;

摘要：

This paper introduces an efficient Field Programmable Gate Array (FPGA) realization of a multirate decimation filter with narrow pass-band and narrow transition band for Noise thermometer application. The filter is composed of three stages; the first stage is a Cascaded Integrator Comb (CIC) decimation filter, the second stage is a two-coefficient half-band (HB) filter and the last stage is a sharper transition half-band filter. The frequency responses and implementation area of the proposed filter stages are compared. Using CIC-HB technique saves 18% of the design area, compared to the six stages half band filters.

引用

页码：205 / 211

页数：7

共 50 条

[1] Efficient FPGA-based multistage two-path decimation filter for noise thermometer
Saleh, H
Zimmermann, E
Brandenburg, G
Halling, H
ICM 2001: 13TH INTERNATIONAL CONFERENCE ON MICROELECTRONICS, PROCEEDINGS, 2001, : 161 - 164
[2] CIC Decimation Filter Implementation on FPGA
Datta D.
Dutta H.S.
Journal of The Institution of Engineers (India): Series B, 2023, 104 (01) : 85 - 90
[3] FPGA implementation of a demux based on a multirate filter bank
Re, M
Cardarilli, GC
Del Re, A
Lojacono, R
ISCAS 2000: IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS - PROCEEDINGS, VOL V: EMERGING TECHNOLOGIES FOR THE 21ST CENTURY, 2000, : 353 - 356
[4] FPGA implementation of hardware efficient adaptive filter robust to impulsive noise
Parmar, Chintan A.
Ramanadham, Bhaskar
Darji, Anand D.
IET COMPUTERS AND DIGITAL TECHNIQUES, 2017, 11 (03): : 107 - 116
[5] An Efficient Configurable Hardware Implementation of Fundamental Multirate Filter Banks
Al-Haj, Ali
2008 5TH INTERNATIONAL MULTI-CONFERENCE ON SYSTEMS, SIGNALS AND DEVICES, VOLS 1 AND 2, 2008, : 459 - 463
[6] Design and Research of Digital Decimation Filter Based on FPGA
Li, Yao
VIBRATION, STRUCTURAL ENGINEERING AND MEASUREMENT I, PTS 1-3, 2012, 105-107 : 2086 - 2091
[7] FPGA Based Hardware Implementation of Image Filter With Dynamic Reconfiguration Architecture
Rajan, B.
Ravi, S.
INTERNATIONAL JOURNAL OF COMPUTER SCIENCE AND NETWORK SECURITY, 2006, 6 (12): : 121 - 127
[8] FPGA hardware implementation of an RNS FIR digital filter
Kaluri, K
Leong, WF
Tan, KH
Johnson, L
Soderstrand, M
CONFERENCE RECORD OF THE THIRTY-FIFTH ASILOMAR CONFERENCE ON SIGNALS, SYSTEMS AND COMPUTERS, VOLS 1 AND 2, 2001, : 1340 - 1344
[9] Efficient design of decimation filter using linear programming and its FPGA implementation
Aggarwal, Supriya
INTEGRATION-THE VLSI JOURNAL, 2021, 79 (79) : 94 - 106
[10] FPGA Implementation of Adaptive Filter for Noise Cancellation
Bhoyar, D. B.
Dethe, C. G.
Bera, Soumita
Mushrif, M. M.
2014 INTERNATIONAL CONFERENCE ON ELECTRONICS AND COMMUNICATION SYSTEMS (ICECS), 2014,

← 1 2 3 4 5 →