A VLSI SYSTOLIC ARCHITECTURE FOR FUZZY CLUSTERING

被引：2
|
作者：
ZAPATA, EL
DOALLO, R
RIVERA, FF
ISMAIL, MA
机构：
[1] UNIV SANTIAGO DE COMPOSTELA,FAC FIS,DEPT ELECTR,SANTIAGO DE COMPOSTELA,SPAIN
[2] UNIV WINDSOR,SCH COMP SCI,WINDSOR N9B 3P4,ONTARIO,CANADA
来源：
MICROPROCESSING AND MICROPROGRAMMING | 1988年 / 24卷 / 1-5期
关键词：
We gratefully acknowledgep artial support of this work by the Spanish Comision \[ntermtniste-rial de Ctencia y Tecnologla under project 0615/84 and by the Canadian Natural Sciences and Engineering Research Council;
D O I：
10.1016/0165-6074(88)90124-X
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
17
引用
收藏
页码：647 / 654
页数：8
相关论文
共 50 条
  • [21] VLSI Implementation of Discrete Wavelet Transform using Systolic Array Architecture
    Sumanth, S. Sankar
    Kutty, K. A. Narayanan
    Advances in Computer and Informatiom Sciences and Engineering, 2008, : 467 - 472
  • [22] An adaptive fuzzy logic controller: Its VLSI architecture and applications
    Jou, JM
    Chen, PY
    Yang, SF
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2000, 8 (01) : 52 - 60
  • [23] VLSI Architecture for the Fuzzy Fingerprint Vault with Automatic Alignment Module
    Lim, Sung Jin
    Chae, Seung-Hoon
    Moon, Deasung
    Chung, Yongwha
    Lee, Namil
    Pan, Sung Bum
    COMMUNICATION AND NETWORKING, 2009, 56 : 470 - +
  • [24] SYSTOLIC ARCHITECTURE FOR THE VLSI IMPLEMENTATION OF HIGH-SPEED STAGED DECODERS QUANTIZERS
    CAIRE, G
    VENTURATRAVESET, J
    HOLLREISER, M
    BIGLIERI, E
    JOURNAL OF VLSI SIGNAL PROCESSING, 1995, 10 (02): : 153 - 168
  • [25] A VLSI FUZZY-LOGIC CONTROLLER WITH RECONFIGURABLE, CASCADABLE ARCHITECTURE
    WATANABE, H
    DETTLOFF, WD
    YOUNT, KE
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1990, 25 (02) : 376 - 382
  • [26] Fuzzy multiobjective decision making on modeled VLSI architecture concepts
    Jeschke, H
    ISCAS '98 - PROCEEDINGS OF THE 1998 INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-6, 1998, : E151 - E154
  • [27] High performance VLSI architecture for data clustering targeted at computer vision
    Hernandez, OJ
    Proceedings of the IEEE SoutheastCon 2004: EXCELLENCE IN ENGINEERING, SCIENCE, AND TECHNOLOGY, 2005, : 99 - 104
  • [28] VLSI neuroprocessor for image restoration using analog computing-based systolic architecture
    Lee, Ji-Chien
    Sheu, Bing J.
    Chellappa, Rama
    Journal of VLSI Signal Processing Systems for Signal, Image, and Video Technology, 1993, 5 (2-3): : 185 - 199
  • [29] A SIMD-SYSTOLIC ARCHITECTURE AND VLSI CHIP FOR THE 2-DIMENSIONAL DCT AND IDCT
    WU, CM
    CHIOU, A
    IEEE TRANSACTIONS ON CONSUMER ELECTRONICS, 1993, 39 (04) : 859 - 869
  • [30] A novel VLSI architecture for the full search block matching algorithm using systolic array
    Pan, SB
    Chae, SS
    Park, RH
    ISCAS 96: 1996 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS - CIRCUITS AND SYSTEMS CONNECTING THE WORLD, VOL 2, 1996, : 750 - 753
12345